

Z80 MICROCOMPUTER SYSTEMS HARDWARE

Operations Manual

SDB-80E SOFTWARE DEVELOPMENT BOARD SDB-80E

SOFTWARE DEVELOPMENT BOARD

OPERATIONS MANUAL



Z80 Software Development Board (SDB-80E)

HARDWARE FEATURES

	Available as board or complete system
	4K bytes of RAM, expandable on board to 16k Bytes
	Four 8-bit I/O ports with handshake lines
	Serial ASCII interface (110-9600 BAUD)
	Fully buffered for system expandability
	Four counter/timer channels
	On board capacity from 5K bytes of PROM to 20K bytes of ROM
	Double euro-card format
SO	FTWARE FEATURES
	2K x 8 Operating System in ROM (DDT-80)
	8K x 8 assembler/editor in ROM (ASMB-80)

☐ Channeled I/O for user convenience


GENERAL DESCRIPTION

□ Double euro-card format

The SDB-80 is a stand-alone microcomputer designed by MOSTEK around the advanced Z80 microprocessor familiy. It contains more on-board firmware and RAM memory than any previously offered single board microcomputer, plus all the features of the industrieś most sophisticated microprocessor. This board represents the very latest in state-of-the-art technology by utilizing MOSTEK's new 16K Dynamic RAM memories. The SDB-80 also is the first single board microcomputer to offer a complete package of software development aids in ROM. This 10K byte firmware package is included with the SDB-80 and provides the ability to generate, edit, assemble, load, execute, and debug Z80 programs for all types of applications.

USING THE SDB-80

In addition to functioning as a stand-alone development aid, the SDB-80 is fully expandable through the addition of optional add-on circuit boards. It may also be utilized directly in OEM applications by inserting custom programmed ROM or PROM memories into the sockets provided on the board. For these OEM applications, partially populated versions of the SDB-80 (designated OEM-80) are available without the standard system firmware, and with quantity discounts.



SYSTEM FIRMWARE

A standard feature of the SDB-80 is a complete package of development software aids which are resident in the five MK 34000, 2k x 8 ROM memories located on the board. This firmware includes a sophisticated operating system, debug package, assembler, and text editor. The presence of this software in ROM provides instant access to these development aids, eliminating the time-consuming requirement of loading the software from some perpheral device into RAM.

Another key feature of having the development aid software in ROM is that entire RAM space is available for the user's programs.


Debug (DDT-80) includes:


- ☐ object program Load/Dump
- ☐ Memory or Port Examine/Change
- ☐ Breakpoint/Execute
- ☐ Logical/Physical I/0 mapping (with user expandable drivers)
- ☐ Drivers for Standard Peripherals

The Assemb	oler (ASMB-80) includes:	AIM-80E	In-circuit-emulation capability is added to the SDB-80 by using the AIM-80 board	
☐ 1, 2 or 3 pass operation			also provides other debugging capatibilities such as TRACE and SINGLE STEP	
☐ conditio	nal Assembly	EL D 00E		
	able object module generation	FLP-80E	The FLP-80 interfaces the SDB-80 to two soft-sectored floppy disk drives. Full file handling software and firmware is pro-	
	able linking loader		vided with the card.	
☐ Drivers f	or Silent 700 Cassette	RIO-80E	The RIO-80E includes 2-buffered PIO's, I-UART, I-CTC, and sockets for 16k bytes	
The Text Ed	litor (EDIT-80) includes:		of MK 2708 PROM.	
☐ Line or o	character operation	NON RESID	DENT SOFTWARE AVAILABLE	
☐ Macro c	ommands	XFOR-80	Fortran IV Cross Assembler. Assembles	
ELECTRICA	L SPECIFICATIONS		Z80 programs but is written in Fortran IV. It is useful for persons desiring to perform	
Operating T	emperature Range0 °C to 50 °C		Z80 assembly in mini-computers such as	
Power Supp	oly requirements (Typical)		the PDP-11. It is furnished in Fortran IV source as a card deck or paper tape.	
+12V + 5V		XMDS-80	8080A Cross Assembler. Performs the	
-12V			same function as the Fortran IV Cros. Assembler, except that it is designed to	
Interface Le	vels TTL Compatible		be used with an Intel MDS system. It is furnished as an object tape in Intel compatible Hex format.	
MECHANIC	AL SPECIFICATIONS	XMDS-80D	This is identical to the XMDS-80 except that it is compatible with Intel MDS	
D 10:	Extended double Eurocard		systems which use floppy disk. It is furnished as object code on an MDS compatible floppy diskette.	
	e: 250 mm x 233.4 mm x 18 mm r: Dual 64 pin Eurocard Connector DIN 41612 form D; A and C pinned.	OTHER ACCESSORIES AVAILABLE		
		PPG-08	PROM Programmer module for programming MK 2708 UV erasable PROM memories. Interfaces directly with the SDB-80. Enclosure included.	
COMPATIB	LE ADD-ON BOARDS	OEM USER	S CARDS AVAILABLE	
	Add-on RAM card for the SDB-80E. This card supplies 16k bytes of MK 4027	OEM-80E	SDB-80E without Software. Available with 4 or 16k RAM Memory. 5 PROM/RON sockets are free for user programs.	
DAM SORE	dynamic RAM Memory. Add-on RAM/IO card for the SDB-80E.	Parallel Universal Display Interface	This double Eurocard CRT/Keyboard Interface is bus compatible with the SDB-80E. A MK 3881 PIO on the card allows writing to the CRT Display at up to 3.300	
KAIVI-OUBE	This card supplies 16k (expandable to 64k) bytes of MK 4116 dynamic RAM Memory, plus 4 fully buffered I/O ports using 2 MK 3881 PIO's. On-card bank switching allows expansion of SDB-80E memory space beyond 64k bytes.	UDI-P	characters per second. The CRT-80E provides 24 lines of 80 characters. The standard ASCII 96 character font is provided, other fonts may be programmed using MK 2708 PROM's. The command set includes TAB and cursor control.	
XRAM-80	Expansion Kit for RAM-80BE. Consists of 8-MK 4116 RAMs.	Serial Universal Dislplay Interface UDI-S	This is identical to the parallel except it operates over a 4 wire serial current loop connection. Useful in remote terminal applications.	

BACK-80E 12 slot prewired printed circuit backplane for the SDB-80E family. This card greatly simplifies system construction.


SDB-80 FUNCTIONAL BLOCK DIAGRAM





BACKPLANE CARD MK 79054

Z80 SYSTEM SUPPORT			Z 80	SOFTWARE SUPPORT	
SYS-80E MOSTEK	SDB-80E with MK 78039 4k byte 16k byte Complete Video Display Uni		XFOR-80	Fortran IV Cross Assembler requires 20k, 16 bit words Card Deck Paper Tape	MK 78117C MK 78117P
TERMINAL				8080 MDS Cross Assembler	MK 78115
	ESSOR ELEMENTS			Paper Tape	
OEM-80E	with 4k bytes RAM with 16k bytes RAM	MK 78122 MK 78124	XMDS-80D	8080 MDS Cross Assembler Soft sectored diskette	MK 78116
DDT-80	Debug 2k Byte ROM	MK 78118		Listing for DDT-80	MK 78534
ASMB-80 EDIT-80	Assembler four 2k Byte RON (including the Editor)	/l's MK 78119		Listing for ASMB-80	MK 78536
SDB-80E	with OEM-80 + DDT-80 + ASMB-80 + EDIT-80 +				
	documentation 4k byte RAM	MK 78103	DOCUMEN	TATION	
	16k byte RAM	MK 78104	Z80 CPU	Manual	MK 78070
	WARE SUPPORT		Z80 PIO	Manual	MK 78071
RAM-80AE		MK 78109	SDB-80E	Manual	MK 78548
RAM-80BE	16k RAM, 2 PIO	MK 78110	RAM-80E	Manual	MK 78545
XRAM-80	16k expander for RAM-80BE	MK 78126	AIM-80E	Manual	MK 78546
AIM-80E	I.C.E. (In-Circuit-Emulation)	MK 78106	SDB-80E	Literature Package	MK 78549
FLP-80E	Floppy Interface	MK 78112		includes CPU, PIO, SDB-80 manuals plus data sheets	
RIO-80E	16k PROM, 2 PIO, 1-CTC, UART	MK 78128		·	
Universal Display Interface	Serial UDI-S Parallel UDI-P Screen read option	MK 78033 MK 78035 MK 78036	PPG-08 Z80	Manual Pocket reference manual	MK 78532 MK 78516
	EIA Interface Cable	MK 79058	Z80	Programming manual	MK 78515
	For SDB-80E	WII (7 0 0 0 0 0			
	TTY Cable for SYS-80E	MK 79059			
PPG-08	PROM Programmer for MK 2708 1kx8 UV PROM's with enclosure (requires MK 79060)	MK 79033			
	PPG-08 Cable for SYS-80E	MK 79060			
	Wire Wrap Card	MK 79063			
	Extender Card	MK 79062			
BACK-80E	Backplane Card, 6 slot	MK 79054			
	Development Station Z80 6 total slots, power supply, no	MK 78039 cards			



MOSTEK TERMINAL MK 78037

FEATURES

- □ Self contained visual terminal
- ☐ 24 line, 80 character per line display
- □ Baud rate selection 110-9600
- □ Current loop or V24
- Comprehensive commands

GENERAL

A keyboard and a monitor provide together a "teletype" replacement video terminal for MOSTEK development systems, that can also be used in other applications. The terminal is completely self contained with its own power supply and electronics, requiring only the serial communication lines to the computer.

KEYBOARD

The keyboard obtains its power from the display unit, the coded keyboard information and power connections are made over a 25 pin type D connector.

DISPLAY ELECTRONICS

The display electronics uses the MOSTEK universal display interface board (MK 78033), power being provided within the terminal itself. The set of available functions is fully described in the MK 78033 data sheet; the key features are:

- ☐ 24 lines with 80 characters per line
- ☐ Cursor movements, absolute and relative
- ☐ Serial communication, 110-9600 baud
- □ Upper and lower case characters
- ☐ Clear screen, clear line etc.
- □ Tabulate
- □ A 9" diagonal display is used.

MECHANICAL

The display and keyboard are separate units connected by a cable. The display dimensions are:

B 43 cm

H 26 cm

T 32 cm

The keyboard dimensions are:

B 43 cm

H 4,5 cm H 9,0 cm T 24 cm

DEVELOPMENT STATION Z80 MK 78039

FEATURES

Accepts upto 6 total boards
Protected power supplies
11 I/O connectors for Peripheral equipment
Double Europaformat boards

GENERAL

The MOSTEK development station has been designed to house and provide power for all MOSTEK boards with the double european format as in the detailed description of the SDB-80E. When used in conjunction with the MOSTEK terminal it forms a powerful development system.

POWER SUPPLIES

Plug-in power supplies are used, the supplies being one card with +5 volt 7 ampere and one card with \pm 12 volt 1 ampere. All supplies have overvoltage protection and current limiting.

MECHANICAL

The housing has the following dimensions:

B 52 cm

H 18 cm

T 36 cm

The front panel has quick release fastners to give free access to the boards.

INPUT/OUTPUT

11 connectors, 25 pin type D, are available for peripheral equipment. For the SDB 80E some of these are already committed as listed here below:

Connector SDB 80 E function

1	Terminal
2	CTC
3	Floppy d

disc controller (1)

4 5 6 7 8 Uncommitted. Uncommitted. Paper tape reader Paper tape punch

Line printer (2) 9 Uncommitted.

10 PROM programmer-PPG08

Uncommitted.

MOSTEK Z80 DEVELOPMENT SYSTEM

Includes:

MK 78103 SDB-80 Package A (4k byte RAM) MK 78104 SDB-80 Package B (16k byte RAM) with 256 byte static RAM **DDT 80 Operating System** ASMB 80 Resident Assembler and Text Editor and documentation

MK 78037 MOSTEK Terminal

MK 78039 **Development Station Z80**

(1) with FLP 80E

(3) with RAM 80BE (or RIO80E or use PROM prog. Connector)

TABLE OF CONTENTS

1.	SDB-80 INTRODUCTION Figure of overall system	PAGE 1-1 1-2
2.	FUNCTIONAL DESCRIPTION System block diagram	2-1 2-2
	Picture of board with major component areas indicated Microprocessor components Memory Parallel I/O interface Serial I/O interface Counter timing circuit Bus lines Clock generator Reset/Restart Port select	2-3 2-4 2-5 2-6 2-7 2-7 2-8 2-8 2-8
3.	INITIAL SDB-80 CHECK OUT PROCEDURE Minimum equipment needed Board hookup Initial check out procedure	3-1 3-1 3-1 3-2
4.	PORTS, PERIPHERALS, AND DRIVERS Port map	4-1 4-2
5.	JUMPER OPTIONS AS SHIPPED FROM THE FACTORY	5-1
6.	SDB-80 TO PERIPHERALS SDB-80 interface to serial terminals SDB-80 interface to paper tape reader/punches SDB-80 interface to line printers SDB-80 interface to PROM programmer	6-1 6-2 6-5 6-10 6-11
7.	SERIAL INTERFACE Baud rate clock UART I/O buffering Reader step Transmit serial data Receive serial data Handshake lines Silent 700 control line	7-1 7-3 7-6 7-7 7-7 7-11 7-11

TABLE OF CONTENTS (CON'T)

8.	PARALLEL INTERFACE Connectors Resistor terminations Handshake line buffers Port A data buffer Port B data buffers Port addresses	PAGE 8-1 8-1 8-1 8-3 8-4 8-12
9.	MEMORY: MAPPING AND DECODING Mapping USER RAM O. S. RAM or scratchpad RAM USER ROM/PROM O. S. ROM 32 x 8 Bipolar PROM 256 x 4 Bipolar PROM Operation of the PROM decoding Programming of the Bipolar PROMS Redundant decoding of the O. S. RAM Jumper options Blank programming charts RAM MUX, buffer control and memory Tri-state buffer	9-1 9-7 9-7 9-7 9-9 9-11 9-12 9-20 9-26 9-28
10.	RESTART Power up restart Push button restart Restart location, 0000 _H OR E000 _H Control line circuitry Four bit latch function	10-1 10-1 10-1 10-1 10-4 10-5
11.	OUTPUT BUFFERS: ADDRESS, DATA, AND CONTROL Address bus buffer Data bus buffer System control bus	11-1 11-1 11-1 11-6
12.	COUNTER/TIMER I/O buffers Port addresses Functional description Jumper option Counting	12-1 12-1 12-1 12-1 12-3 12-4
13.	CLOCK GENERATOR	13-1
14.	INTERRUPTS Modes Interrupt servicing Daisy chain	14-1 14-1 14-4 14-5

TABLE OF CONTENTS (CON'T)

		PAGE
15.	SPECIFICATIONS Board Outline Pin Outs	15-1 15-5 15-6
16.	BOARD SCHEMATICS	16-1
17.	BOARD ASSEMBLY DRAWINGS	17-1

LIST OF FIGURES

1.	SDB-80 INTRODUCTION	FIGURE	PAGE
۱.	Figure of overall system	1	1-2
2.	FUNCTIONAL DESCRIPTION System block diagram	1	2-2
	Picture of board with major component areas indicated	2	2-3
3.	INITIAL SDB-80 CHECK OUT PROCEDURE		
4.	PORTS, PERIPHERALS, AND DRIVERS SDB-80 port map	1	4-2
5.	JUMPER OPTIONS ON SDB-80 Physical location of jumper posts SDB-80, Factory supplied configuration	1 2	5-2 5-3, 5-4
6.	SDB-80 TO PERIPHERALS Serial port to TTY without reader step Serial port to TTY with reader step Silent 700 SDB-80 jumpers for Plessy paper tape reader Interface SDB-80 jumpers for Plessy and EECO reader/punch interface SDB-80 jumpers for Data Products line printer interface SDB-80 jumpers for Mostek PROM programmer interface Timing diagram for reader, punch and line printer data transfer	1 2 3 4 5 6 7 8	6-3 6-3 6-4 6-6 6-6 6-6 6-6 6-6 6-6
7.	SERIAL INTERFACE Block diagram of serial I/O port Interconnection between SDB-80 serial port and 25 pin EIA connector Reader step interface Serial drive to the Peripheral from the SDB-80 Serial drive to the SDB-80 from the Pheripheral Schematic of handshake lines	1 2 3 4 5 6	7-2 7-5 7-8 7-9 7-10 7-12
8.	PARALLEL INTERFACE Generalized parallel I/O interface Straps to control parallel ports Parallel I/O interface #1 as shipped from factory Parallel I/O interface #2 as shipped from factory	1 2 3	8-2 8-7 8-8

LIST OF FIGURES (CON'T)

	Blank programming schomatic of panallol	FIGURE	PAGE
	Blank programming schematic of parallel I/O # 1	5	8-10
	Blank programming schematic of parallel	_	
	I/O # 2	6	8-11
9.	MEMORY: MAPPING AND DECODING		
	Block diagram of memory section	1	9-2
	Generalized memory map	2	9-3
	Memory map for SDB-80 (development system) as		
	shipped from factory	3	9-5
	Memory map for OEM-80 (OEM) as shipped from		
	factory	4	9-6
	Photograph of SDB-80 showing location of memo		• •
	components	5	9-8
	Schematic of memory section	6	9-10
	Memory map of information stored in (U31)	7	9-13
	Memory map of information stored in (U32)	8 9	9-16
	Truth table of information stored in (U31) Truth table of information stored in (U32)	10	9-21 9-23
	Memory map showing redundant decoding of	10	9-23
	scratchpad RAM	11	9-27
	Memory jumper options	i2	9-29
	4K/16K wire wrap pin options	13	9-31
	Jumper options	14	9-33
	MOS Chip Select	15	9-35
	Jumper Connection Examples	16	9-38
	User RAM and OS RAM/ROM Connections	17	9-39
	Memory Space Decoded	18	9-40
	Blank Programming Charts	19-27	9-42 thru
7.0	DECT ADT		9-51
10.	RESTART	_	
	Schematic of restart portion	1	10-2
11.	OUTPUT BUFFERS: ADDRESS, DATA, AND CONTROL		
	Block diagram of buffering circuits	1	11-2
	Timing diagram	2	11-4
10	COUNTED /TIMED		
12.	COUNTER/TIMER Plack diagram of counter/times costion	7	10.0
	Block diagram of counter/timer section Timing waveform of counter output	1 2	12-2 12 - 5
	THE THE WAY CIDEN OF COMPLET OUTDUL	_	14-0

LIST OF FIGURES (CONT'T) FIGURE PAGE 13. CLOCK GENERATOR Block diagram of clock buffering Schematic of clock buffer 13-2 2 13-3 14. INTERRUPTS Block diagram of interrupt portion 1 14-2 15. SPECIFICATIONS Board outline 1 15-5 Connector pin outs 15-6, 15-7 16. BOARD SCHEMATICS Sheets 1-4 1-4 16-1

1-2

17-1

17.

BOARD ASSEMBLY DRAWINGS

SDB-80 INTRODUCTION

Mostek's SDB-80 computer board was developed for either software development or OEM board use. This approach is unique in the industry and offers several advantages.

A development system configuration is illustrated in the following figure. Here we have a system that is expandable along the system bus while conveniently connecting to various peripherals through a separate connector. Driver routines are included in the operating system software that allows direct communication to the peripheral units shown. Development system firmware is located in 5 ROM/PROM sockets on the SDB-80 board.

This same board, minus the development system firmware serves as an OEM board. The OEM-80 board is a powerful stand alone computer that has uses in application areas as:

Test Equipment
Remote Data Log
Medical Electronics
Process Controllers

By using one board for both OEM and development system configurations one gains the following advantages:




Figure 1

1) Versatility

For the user who builds only a few systems, the SDB-80/
OEM-80 combination can be ideal. One SDB-80
can be used to develop software which will operate on the
OEM-80. If necessary, the SDB-80 operating system can re removed and replaced by PROMs containing the user's program.

2) Initial Investment is Limited

With a single card and a terminal, a complete development system can be constructed. With the Resident Assembler, Editor, Debug and Linking Loader, programs may be comfortably debugged at minimal expense.

3) Total Expandability

The SDB-80 can be expanded to more comfortable development systems by the addition of Mostek support products, AIM-80 or FLP-80 for example. The user can configure the exact system he requires, and the same hardware used during development can be used in production.

Functional Description

SDB-80 Board

Refer to the block diagram of Fig. 1 for an overall view of the card.

I. Board and Connectors

The SDB-80 was placed on Mostek's standard size Eurocard based development board (233.4MM \times 250MM).

Bus/Control and peripheral lines are routed to separate 64 pin, polarized, fully protected male connectors. This functional separation facilitates system expansion in a card cage environment. Figure 2 is a photograph of the board showing the physical location of the various functional areas.

Two switches and one LED are located at the board top:

S1: initiates a reset

S₂: determines the reset or restart location

LED: halt instruction indicator

II. Microprocessor Components

The Microprocessor complement is made up of 1 CPU (MK3880), 2 parallel I/O (MK3881), and 1 Control and Timing Circuit (MK3882). Each PIO provides two 10-bit parallel I/O Ports (8 data + 2 handshake) with bi-directional capability. The PIO is programmable under software control so as to make it as versatile as possible. In addition the chip has sophisticated interrupt capability for fast response situations.

SDB-80 FUNCTIONAL BLOCK DIAGRAM




Figure 1




Figure 2

One four channel CTC is included on the SDB-80. Three of the channels are available to the user through either direct input/output or through its interrupt capability. The fourth channel is used as a BAUD Rate Clock Generator for the on-card UART.

The Z80 CPU chip with a 158 unit instruction set, single phase clock input, automatic dynamic memory refresh, and an advanced set of addressing modes is one of the most sophisticated microprocessors available today. It forms the processor for the SDB-80 computer board. This CPU generates the address and control signals, communicates with memory, I/O and peripherals, fetches and executes instructions, and provides most of the timing signals for proper operation of the board.

III. Memory

The SDB-80 has been designed to accommodate a large quantity of memory; specifically 4K or 16K bytes of dynamic RAM, 256 bytes of static RAM, and up to 5K bytes of PROM or 20K bytes of ROM. Numerous options in the memory decoding allow the placement of this memory on any 4K boundary (subdivided into 1K boundaries) within the 65K memory map. The following is a brief description of each portion of the memory section.

User RAM

Eight 16 pin sockets are provided for either 4K dynamic (MK4027) or 16K dynamic parts (MK4116). On board refresh is handled by the memory decode section in conjunction with the refresh signal from the CPU. Upgrading RAM memory size in the field from 4K to 16K bytes is a simple matter of exchanging memory parts and modifying three jumper locations.

By providing software in ROM (as opposed to loading into RAM) and through the use of a separate scratch RAM, all of the 4K or 16K USER RAM is available to the user with no restrictions.

ROM/PROM

Five 24 pin DIP sockets are included on the SDB-80 for development station firmware expansion and/or user program storage space. In a development system configuration one ROM socket is allocated to (and decoded as) the 2K DDT-80 operating system (MK34000 type) while the remaining four are free for accessories such as a Text Editor or Assembler. In an OEM situation all five are available to the user. Each socket can accommodate either a 1K byte PROM or a 1K, 2K, or 4K byte ROM.

a) 0. S. ROM

The operating system firmware is contained in 2K of ROM. The starting address for the 0. S. is fixed at $\rm E000_{H}$. This is entered by activating the reset switch (S1) while S2 is in the restart (TO $\rm E000_{H}$) position.

b) User ROM/PROM

Each socket can be independently decoded anywhere within the 65K memory map. The ROM and/or PROMs can be contiguous with each other and the USER RAM or they may be separated by undecoded memory blocks. Due to the commonality of pin out, memory devices of from 1K bytes to 4K bytes can be inserted in each socket.

c) 0. S. RAM

A separate 256×8 static RAM is included to handle all scratchpad operations of the operating system. This leaves

4K/16K RAM totally free for the user and his application. To keep the scratch RAM out of the way in a development system configuration it is decoded at the very top of the memory map; from $FF00_H$ to $FFFF_H$ (location 65,279 to 65,535 in decimal). In an OEM application this RAM is available to the user and may be decoded elsewhere in the memory map.

d) Memory Decode and Buffer Control

The basic information for decoding memory within the SDB-80 memory map is contained within two bi-polar Read Only Memory parts. The first ROM divides the map into 16 - 4K memory blocks while the second divides a given 4K memory block into 4 - 1K segments. Jumpers are then used to determine which 1K and 4K blocks are actually decoded.

Two control lines are generated in this logic section.

DRIVEB: Indicates Data Bus Drive by the SDB-80

during write or interval read cycles.

BUFFER ENA: Determines whether the memory data buffer is

in the active or tri-state (high impedance) condition.

IV. Parallel I/O Interface

Two parallel I/O chips provide four 10 bit (8 data plus 2 handshake) ports. These are available at connector SK2. Each PIO has one bi-directional port and one port that can be hard wired either as an input or as an output. Each line is TTL buffered and has providion

for a termination network. Logically each port pair looks like one of the on-board PIO divices.

V. Serial I/O Interface

The serial I/O interface consists basically of a UART, a baud rate clock generator, and the I/O buffering to connector SK2. Asynchronous data rates of from 110 to 9600 baud can be accepted. The baud rate clock is programmable by the CPU, a direct input to the CPU from the serial data allows the CPU to measure the baud rate of a terminal. Direct interface is provided to both teletype (20 mA current loop) and to standard RS-232 terminals (voltage drive).

VI. Counter and Timing Circuit (CTC)

The SDB-80 provides a four channel counter chip that operates under softward control. Interfacing to and from the CTC can be accomplished by input lines (either count or timer mode), by output signals (zero count detect), or through the Z-80 interrupt structure. All four channels are available to the user. However, channel "0" (zero) is generally used as the on board baud rate generator when the serial I/O port is used. Features such as selectable prescaler, count modules, readable down counter, and programmable interrupt are all under software control.

VII. Bus Lines - Data, Address, Control

All Lines going on to and off of the board are TTL buffered and/or terminated. The address and data bus lines are buffered with bidirectional divices so that data can go in both directions. Bus lines are brought out to connector SKI for ease in system expansion.

VIII. Clock Generator

The SDB-80 comes with a crystal controlled clock generator. This clock drives all the necessary components on the board, is buffered to drive off the board and is gated to accept an external clock. The crystal frequency of 4.916 MHz is divided and supplied to the system as 2.458 MHz. This frequency is a multiple of all the desired baud rates.

IX. Reset/Restart

The SDB-80 can be reset to the bottom of memory at location $0000_{\rm H}$ or restarted to the operating system at $E0000_{\rm H}$. Toggle switch S2, located at the top edge of the board, is used for this function. Push button switch S1 creates the reset.

The top edge LED indicates when the CPU is executing a HALT instruction ($OP \ code \ 76_H$).

X. Port Select

Two dual 2 to 4 line decoders are used for port selection and decode. This logic decodes the address and control lines for PIO, CTC, and the serial port selection. Of the possible 256 ports available, 16 are used on this board (DO through DF).

INITIAL SDB-80 CHECK OUT PROCEDURE

The SDB-80 board has been fully tested by MOSTEK prior to shipment. The following initial checkout procedure is simply a functional check of the board. If the board fails to perform any of the steps outlined, turn off the power, recheck the board hook up, and try the checkout procedure again. If the problem persists, contact MOSTEK for assistance.

Refer to the Figures on pages 2-3, 15-5 and 15-6 for physical layouts, pin-outs, etc.

- I) Minimum Equipment Needed (not supplied by MOSTEK) for SDB-80 Checkout.
 - 1) A serial ASCII terminal i.e., TTY, Silent 700, or CRT equipment.
 - 2) Power Supplies
 - + 12V @ 480 mA max
 - + 5V @ 2.6 A max
 - 12V @ -180 ma max

UNDER NO CIRCUMSTANCES SHOULD 115 VAC EVER BE APPLIED DIRECTLY TO THE SDB-80 BOARD!

II. Board Hookup

Power should be supplied to the board per the following pin out:

POWER	<u>CONNECTOR</u>	<u>PINS</u>
+ 12V	SK1	a6, c6
+ 5V	SK1	a4, c4, a5, c5
GND	SK1	al, cl, a2, c2
- 12V	SK1	a3, c3

The serial I/O should be connected to the appropriate peripheral as described in Section 6.

III) Initial Check Out Procedure *

The following terminology is used in this section in reference to the terminal:

- indicates carriage return
 indicates carat or up arrow (ASCII Sen).
 indicates period
- XXXX, WXYZ indicates hex digits

The underlined portion of the commands is entered by the user. The non-underlined portion is the system response.

- 1) Set S2 to position E (0.S. reset at OEOOOH)
- 2) Apply power
 - 2a) Press reset (on SDB-80): Restart to OS at $E000_{H}$
- 3) Depress \mathbf{i} (carriage return) : Restart to operating system at memory location E000 $_{\mathrm{H}}$
- 4) Terminal now shows a "." as the response. A "." indicates the system is in the command mode and is ready to accept another command. The baud rate has been automatically calculated and adjusted to the proper value.
- 5) . M to 0, 20

: The display or tabulate memory command displays contents of memory from locations $0000_{\rm H}$ through $20_{\rm H}$. Each two digit hex number corresponds to one 8 bit byte (binary).

^{*} Applies to Non-Floppy Disk Systems.

6) .MO

0000 XX

: Contents of location $0000_{\mbox{\scriptsize H}}$ displayed

0000 XX <u>76</u> <u>←</u>

: Contents of location 0000_H modified to contain

OP code 76_{H} . OP code 76 is the HALT

instruction.

0000 76

: System responds by showing that $76_{\mbox{\scriptsize H}}$ is now

stored in location 0000H.

7) 0000 76.

: Period entered

.

: System returns to command mode

8) $\underline{E} \ \underline{0} \ \underline{\lambda}$

(No response on terminal LED lights.)

: An EXECUTE command causes the CPU to execute the instruction in memory location $0000_{\rm H}$ - a HALT instruction. This is indicated by the LED. Notice there is complete loss of control by the keyboard.

<u>Depress</u> <u>restart</u> button Sl

: LED goes out

_}

: Carriage return after restart causes the baud rate

to be calculated.

.

: System has been returned to the command mode

9) .<u>M</u> <u>0</u> <u>≥</u>

: Memory location 0000H is interogated.

0000 76

: Memory location 0000H still has OP code 76H stored.

Reset does not destroy memory contents.

0000 76 .

: A period returns the system to the command mode.

10) Set S2 to 0
Depress restart
button S1
(no response on terminal; LED lights).

: System has been reset to memory location 0000H. From 9) above one sees that 76_H is stored at 0000_H . Returning to location 0000_H initiates the HALT instruction which lights the LED.

Set S2 to E Depress restart button S1 : System has been returned to command mode.

11) .R 1)

PC AF I IF DE HL A'F' B'C' D'E' H'L' IX IY SP

XXXX WXYZ XXXX WXYZ XXXX WXYZ XXXX WXYZ XXXX WXYZ XXXX WXYZ XXXX

- register header designation along with the contents of each CPU register.
 - :Contents of memory location FFE6H displayed. This location is very near the top of the memory map which resides in the scratch pad RAM. This is the location where the register information is stored. Each time is depressed the display indexes to the next memory location. Notice that the memory locations in this part of memory are given mnemonics rather than in hex digits.

:The REGISTER DISPLAY command prints out the

- 12) <u>.M FFE6</u>)
 - :SP WXYZ 身
 - :IY WXYZ 🕽
 - :IX WXYZ 🕽
 - :L' XX 🕽
 - :H' XX 🕽
 - :E' XX 🕽
 - :D' XX 🕽
 - :C' XX 🔾
 - :B' XX 🕽
 - :F' XX 🕽
 - :A' XX 🔾
 - :L XX 🕽
 - :H XX →
 - :E XX 🕽
 - :D XX 🕽
 - :c xx **→**
 - :B XX →
 - IF XX

:I XX]

:F XX ⊋

:A XX 🛕

:PC WXYZ 🚅

: The program counter information is located in memory locations FFFE_H and FFFF_H (two bytes). FFFF_H is the very top of memory. The next arolls over the boundry of memory map to the start of memory - location $\mathsf{0000}_H$.

0000 XX

At this point the SDB-80 has been shown to be functional.


To determine the version number of the Operating System firmware, display contents of memory location ${\rm E065}_{\rm H}.$

PORTS, PERIPHERALS, AND DRIVERS

The SDB-80, through its I/O ports, can communicate with many types of peripheral devices. Drivers have been included in the O.S. to make this board as easy to use and interface with as possible. The following data lists all the peripheral devices supported by a software driver in the O.S. along with specific interface port information.

	Peripheral	Port	Connector
1)	Teletype	Serial	SK2
2)	Teletype tape reader/punch	Serial	
3)	RS-232 peripheral	Serial	
4)	Silent 700 (keyboard & printer)	Serial	
5)	High speed paper tape reader	DO, Parallel	
6)	High speed paper tape punch	D2, Parallel	
7)	Line printer	D6, Parallel	
8)	PROM programmer (Software available on paper tape)	D4 and D6, Parallel	SK2

Figure 1 shows a map of all possible 256 ports available for the SDB-80. The bottom 48 ports are committed now or reserved for the over-all Z-80 development system.




JUMPER OPTIONS ON SDB-80 AS SHIPPED FROM THE FACTORY

Figure 1 shows the locations and grouping of wire wrap posts that allow the SDB-80 user the flexibility of installing jumpers to achieve the format options available.

Figure 2 illustrates how that option is connected when the board is shipped from the factory.

Additional wiring options will be detailed in later sections of this manual.



SDB-80 PRODUCTION VERSION AS SHIPPED FROM FACTORY

RAM: 4K ROM SOCKETS: 2K	RAM: 16K ROM SOCKETS: 2K	SECTION WHERE OPTION IS FOUND
E64 () E63() E65()	E64O E63O E65O	CLOCK GENERATOR COUNTER/TIMER
E1O E2O E3O	E1O E2O E3O	MEMORY, RAM MUX
E22 E23 E24	E22 E23 E24	MEMORY, DECODE AND BUFFER CONTROL
E68 E7I O O E67 E70 E73 E75 E77 E79 E8I E83 O O O O O O E66 E69 E72 E74 E76 E78 E80 E82	SAME	PARALLEL INTERFACE # 1
E84 E86 E88 E90 E92 E94 E97 E100	SAME	PARALLEL INTERFACE # 2

Figure 2

SDB-80 PRODUCTION VERSION AS SHIPPED FROM FACTORY (Cont'd)

E55 E57 E59 O O E56 E58 E60	\supset	SAME	MEMORY
E33 E35 E37 O O E32 E34 E36)	SAME	
E27 E29 E31 O O O E25 E26 E28 E30)	E27 E29 E3I O O O E25 E26 E28 E30	RAM MEMORY
O E 4	65 E6	SAME	O E M/development ROM/PROM/RAM select
E9 O E7 E8	E 40 O E41 E42	SAME	ROM/ PROM I
EI2 O EIO EI I	E43 O E44 E45	SAME	ROM/ PROM 2
E15 O E13 E14	E46 O E47 E48	SAME	ROM/ PROM 3
EI8 O EI6 EI7	E 49 O E50 E5I	SAME	ROM/ PROM 4
E2I O E19 E20	E52 O E53 E54	SAME	ROM/ PROM 5

Figure 2

Interface Information

The SDB-80 will interface directly with a number of different peripheral units. This section describes the interconnect cableing and the jumper options (on the SDB-80) necessary for the interface to a number of typical peripherals.

The peripherals covered in this section are:

TERMINALS - - PORT: SERIAL

- 1) Teletype model ASR-33 without reader step control
- 2) Teletype model ASR-33 with reader step control
- 3) Texas Instruments Silent 700 model 733 ASR (or any RS232 terminal)

PAPER TAPE READER/PUNCH - - PORT: PARALLEL

1)	Plessy model PM-750 Paper Tape Reader	Port DO
2)	Plessy model PM-1000 Paper Tape Reader	Port DO
3)	Plessy model PM C4020 Paper Tape Reader/Punch	Ports DO, D2
4)	EECO model RPF9360B0AAA Paper Tape Reader/Punch	Ports DO, D2

PRINTERS - - PORT: PARALLEL

1)	Data Products model 2310	Port D6
2)	Data Printer model CT 1334	Port D6

PROM PROGRAMMER - - PORT: PARALLEL

1) Mostek PPG-08 Ports D4, D6

I. SDB-80 INTERFACE TO SERIAL TERMINALS

For applications <u>not</u> requiring a reader step control, an ASR-33 teletype may be connected (TTY plug #2) directly to the SDB-80. No jumper options or modifications are required on the SDB-80. The interconnect schematic is shown in Figure 1.

The resident assembler requires a controlled reader, for this and other applications requiring reader step control, TTY plugs # 2 and # 3 are used in conjunction with a solid state relay. No jumper options or modifications are required on the SDB-80. The interconnect schematic is shown in Figure 2. Other connections are possible but require a more thorough knowledge of the ASR-33.

A Texas Instruments model 733 ASR (silent 700) terminal will interface directly to the SDB-80. No jumper options or modifications are required on the SDB-80.




Figure 1




Figure 2

CABLE WIRING LIST

SDB-80 CONECTIOR SK2 PIN	RS-232 SIGNAL	SILENT 700 CONNECTOR PIN
		1
		14
a9	TRANSMITTED DATA	2
		15
c3	RECEIVED DATA	3
c10	20mA + SEND	16
a7	REQUEST TO SEND	4
a10	20mA – SEND	17
с7	CLEAR TO SEND	5
a8	RDR STEP –	18
с6	DATA SET READY	6
с8	RDR STEP +	19
a1	GND	7
a6	DATA TERMINAL READY	20
c10	CARRIER DETECT	8
		21
		9
		22
с9	20mA — REC	10
		23
		11
а9	20mA + RECEIVE	24
		12
		25
		13

II. SDB-80 Interface to Paper Tape Reader/Punches Plessy models PM 750 and PM 1000 paper tape readers will interface to the SDB-80 as shown in wire list below.


SDB-80	CONNECTOR	(25 PIN "D" C	ONN. FEMALE)
SIGNAL	SK2	PLESSY 750	PLESSY 1000
SDB (DO)	c28	24	25
RDY (DO)	a28	22	17
DO (0)	c32	1	1
DO (1)	c31	2	2
DO (2)	c30	4	4
DO (3)	c29	5	5
DO (4)	a29	7	7
DO (5)	a30	8	8
DO (6)	a31	10	10
DO (7)	a32	11	11

The jumper options on the SDB-80 should be configured as shown in Figure 4. Jumpers shown with SOLID lines must be installed (Port DO). Jumpers shown with DASHED LINES (Port D2) do not affect the operation of the reader. Jumpers NOT SHOWN must not be installed.

The reader should be configured such that READER DATA and the READER RUN (RUN) and SPROCKET (SPK) signals are active low.


INTERFACE JUMPERS

SECTION WHERE THE JUMPERS ARE LOCATED




PARALLEL I/O # I

FIGURE 4




PARALLEL I/O # I

FIGURE 5



PARALLEL I/O # 2

FIGURE 6



PARALLEL I/O # 2

FIGURE 7

A Plessy model PM-C4020 or EECO model RPF9360B0AA Reader/Punch will interface to the SDB-80 as shown in wire list.

SDB80 SIGNAL	CONNECTOR SK2	PLESSY PM-C4020	EECO PPF9360
STB (DO)	c28	J1-9	J1-9
RDY (DO)	a28	J1-16	J1-5
DO (0)	c32	J1-1	J111
DO (1)	c31	J1-2	J1-12
DO (2)	c30	J1-3	J1-13
DO (3)	c29	J1-4	J1-14
DO (4)	a29	J1-5	J1-15
DO (5)	a30	J16	J1-16
DO (6)	a31	J1-7	J1-17
DO (7)	a32	J1-8	J1-18
GND	a1	J1-11, 12, 13, 18, 24	J1-22, 23, 24, 25
RDY (D2)	a23	J2-11	J2-12
STB (D2)	a23	J2-12	J2-13
D2 (0)	c27	J2-1	J2-3
D2 (1)	c26	J2-2	J24
D2(2)	c25	J2-3	J2-14
D2 (3)	c24	J2-4	J2-15
D2 (4)	a24	J2-5	J2-2
D2 (5)	a25	J2-6	J2-1
D2 (6)	a26	J2-7	J2-5
D2 (7)	a27	J2-8	J2-6
GND	c1	J2-14, 15, 18, 23, 25	J2-20, 25

The jumper options on the SDB-80 should be configured as shown in Figure 5.

The reader should be configured so the READER DATA, the READER RUN SIGNAL (\overline{RUN}) and the SPROCKET SIGNAL (\overline{SPKT}) are active low.

The punch should be configured so the PUNCH DATA and the PUNCH READY (PRDY) are ACTIVE HIGH. The PUNCH COMMAND (\overline{PCMD}) should be ACTIVE LOW.

The timing for the reader and punch data transfer is shown in Figure 8.

Reader Timing

An "IN" instruction causes the $\overline{\text{RUN}}$ signal to go low requesting a character. The $\overline{\text{SPKT}}$ signal goes high indicating that data is not valid. After data becomes valid $\overline{\text{SPKT}}$ goes low causing the $\overline{\text{RDY}}$ line to go high. The negative edge of $\overline{\text{SPKT}}$ generates an interrupt to the processor. The processor then reads or inputs the next word.

Punch (or Printer) Timing

An "OUT" instruction outputs data to the paralled I/O port causing the \overline{PCMD} line to go low. The PUNCH READY (PRDY) goes low indicating the punch is busy and has not accepted data. When the punch has accepted data from the port and is ready for another character, the PRDY signal goes high causing \overline{PCMD} to go high. This action generates an interrupt to the processor. The processor then outputs the next word.

Figure 8

III. SDB-80 Interface to Line Printers

In this example Data Products line printer model 2310 is interfaced to the SDB -80. The jumper options on the SDB-80 should be configured as shown in Figure 6. Jumpers shown with SOLID lines must be installed (Port D6). Jumpers shown with DASHED lines (Port D4) do not affect the operation of the printer. Jumpers NOT SHOWN must not be installed.

The line printer should be configured so that the DATA and ACKNOWLEDGE lines are active high and the character strobe is negative edge triggered.

The following wire list defines the interface cable for the Data Products line printer.

SDB-80 SIGNAL	CONNECTOR SK2	DATA PRODUCTS WINCHESTER CONNECTOR
D6 (0)	c15	В
D6 (1)	c14	F
D6 (2)	c13	L
D6 (3)	c12	R
D6 (4)	a12	V
D6 (5)	a13	Z
D6 (6)	a14	(N)
RDY (D6)	a11	(J)
STB (D6)	c11	Е
GND	a1	D,J,N,T,X,(B),(K),(M), C

Timing for the line printer is the same as the punch and is shown in Figure 8.

IV. SDB-80 Interface to PROM Programer

A Mostek PROM Programmer (PPG-08, MK 79033) for MK 2708 PROMs will interface to the SDB-80 with the PROM Programmer interface cable XAID-805 (MK79041).

The jumper options on the SDB-80 should be configured as shown in Figure 7.

No jumper options are required on the PROM Programmer.

The wire list defines the Prom Programmer interface cable.

SDB-80 to PPG-08

SDB-80 SIGNAL	CONNECTOR SK2	PPG-08 J1
STB (D4)	c16	2
RDY (D4)	a16	4
D4 (0)	c20	6
D4 (1)	c19	8
D4 (2)	c18	10
D4 (3)	c17	12
D4 (4)	a17	14
D4 (5)	a18	16
D4 (6)	a19	18
D4 (7)	a20	20
RDY (D6)	a11	22
STB (D6)	c11	24
D6 (0)	c15	26
D6 (1)	c14	28
D6 (2)	c13	30
D6 (3)	c12	32
D6 (4)	a12	34
D6 (5)	a13	36
D6 (6)	a14	38
D6 (7)	a15	40
GND	a1, a2	All Odd

SERIAL INTERFACE

The Serial I/O Interface consists basically of a UART (AY-5-1013), a baud rate clock generator, and I/O buffering to connector SK2. Asynchronous data rates of from 110 to 9600 baud can be handled by the SDB-80. Logic is provided to allow the CPU to monitor the serial data input in order to permit automatic Baud rate calculation by software. Direct interface is provided to both teletype 20mA current loop and to standard RS-232 terminals (voltage drive). Four handshake lines are available for serial communication links. Figure 1 shows a block diagram of the serial port.

I. Baud Rate Clock

Channel O of the Counter/Timer circuit (U38) has been allocated as the baud rate clock generator. The CTC is driven by the master clock whose frequency (2.568 MHz) has been selected as a multiple of the baud rate frequencies. The following table lists the baud rates, baud rate clocks (16% the baud rate), CTC modulus, and percent error from the desired baud rate.

BAUD RATE	SYSTEM CLOCK	CTC MODULUS (÷by)	ACTUAL BAUD RATE CLOCK (16X BAUD RATE)	DESIRED BAUD RATE CLOCK	% ERROR FROM
110 300 600 1200 2400 4800 9600	() () (2.458) (MHz) ()	1392 512 256 128 64 32 16	1766 4801 9602 19203 38406 76813 153625	1760 4800 9600 19200 38400 76800 153600	+ 0.34% + 0.2 % + 0.2 % + 0.2 % + 0.2 % + 0.2 % + 0.2 %

Figure 1

The CTC modulus is under software control. Contained within the DDT-80 O.S. is a routine which calculates the baud rate of any peripheral interfacing to the serial port and adjusts the count modulus correspondingly.

Both transmit and receive clocks on the UART are tied together so operation is restricted to one common frequency.

II. UART

A full duplex UART is used to receive and transmit data at the serial port. Operation and UART options are under software control. Once the unit has been programmed no further changes are necessary unless there is a modification of the serial data format. Features of the UART include:

Full duplex operation

Start bit verification

Data word size variable from 5 to 8 bits

One or two stop bits may be selected

Odd, even, or no parity option

One word buffering on both transmit and on receive

Transmit and receive clock rates (baud clock rate) must be 16 times the desired baud rate. This clock has been brought to connector SKI. Through a jumper option (E63, 64, 65) an external clock may be supplied to the SDB-80. (See Counter/Timer Section).

A word needs to be said about the UART data interface to the CPU (Din, Dout). Refer to Figure 1 and to the main schematic. During I/O operations,

address information is carried directly by the lower 8-bit address lines. This is shown by AO - A7 going directly to the Port Select Logic block. The upper 8 bits are left free to carry information from the accumulator; the same information that is on the DATA BUS (which is connected to Dout). For loading and drive considerations the ADDRESS BUS (and not the DATA BUS) has been connected to the DATA IN port of the UART.

In addition to current loop terminals, the SDB-80 was designed to communicate with RS-232 terminals and therefore the serial interface looks like a receiving modem or computer port rather than a transmitting terminal port (such as a Silent 700). The effect of this is to exchange three pairs of signals.

SERIAL PORT TO RS-232 CONNECTOR

SK2 CONNECTOR

RS-232 CONNECTOR

PIN	SIGNAL	PIN
2a 1	Chassis GND	1
2a 9	Transmitted data (RS-232) from terminal	2
2c 3	Receive data (RS-232) at terminal	3
2a 7	Request to send	4
2c 7	Clear to send	5
2c 6	Data set ready	6
2a 1	GND	7
2c10	Carrier detect	8
		9
2c 9	20 mA receive	10
		11
		12
		13
		14
		15
2c10	20 mA send +	16
2a10	20 mA send —	17
2a 8	Reader step —	18
2c 8	Reader step +	19
2a 6	Data terminal ready	20
		21
1a12	RESET	22
		23
2a 9	20 mA receive +	24
		25

Figure 2

For Example:

1) Transmitted Data (RS-232) from Terminal (a9) is an output signal at the terminal but it is shown as an input signal at the serial port.

Receive Data (RS-232) at Terminal (c3) is an input signal at the terminal but is shown as an output signal at the serial port.

2) Request $\underline{\text{To}}$ Send (a7) is an output signal at the terminal but is shown as an input signal at the serial port.

Clear To Send (c7) is an input signal at the terminal but is shown as an output signal at the serial port.

3) <u>Data Terminal Ready</u> (a6) is an output signal at the terminal but is shown as an output signal at the serial port.

 \underline{D} ata \underline{S} et \underline{R} eady (c6) is an input signal at the terminal but it is shown as an output signal at the serial port.

To change the "sense" of this port i.e., to make it look like a transmitting terminal (as might be required in some OEM applications) the two signals in each pair above needs to be interchanged. DDT-80 will not necessary support such a change. However, such a change is normally made together with custom software.

IV. I/O Buffering

The serial port has been designed to interface directly to both RS-232 and 20mA current loop terminals with no jumper changes. Also

brought out to the connector SK2 are four handshake control lines for modem use or general control functions. Each line making up the I/O port is catagorized below:

READER STEP (RS⁺,RS⁻):

Two lines are allocated for the "Reader Step" or "Tape Reader Control" drive on a teletype machine. This is the mechanism that advances the punch tape. The interface schematic is shown in Figure 3. These lines are capable of supplying + 12V at up to 120mA for driving interface adapters which in turn control the 115VAC reader step directly. The 12V signal can drive an isolating relay or an optically isolated coupler/solid state AC switch. These adapters may be incorporated directly into a "lumpy" cable, although in many cases the isolator (which isolates 115VAC from the board) is located in the teletype machine. In this case, direct connection of RS+ and RS- to the teletype is the convenient way to interface. UNDER NO CIRCUMSTANCES SHOULD 115 VOLTS EVER BE APPLIED TO THE SDB-80 DIRECTLY!

TRANSMIT SERIAL DATA (TX, TX⁺, TX⁻):

The outgoing serial data communication link uses these three lines. The interface schematic of both the voltage and current drive situation is shown in Figure 4.

1) Voltage Drive- RS-232 (TX)

A 75150 RS-232 buffer drives this line directly. Voltage excursions are above and below ground and meet the RS-232 specification.

READER STEP





Figure 3



SERIAL DRIVE TO THE SDB-80 FROM THE PERIPHERAL




Figure 5

2) Current Drive-Teletype (TX⁺, TX⁻)

The output interface consists of a 12V supply, current limiting resistors, and an NPN switch to ground. This arrangement is capable of supplying more than the 20mA current required for a teletype.

RECEIVE SERIAL DATA (RX, RX+, RX-):

The incoming serial data communication link uses these three lines. The interface schematic of both the voltage and current drive situation is shown in Figure 5.

1) Voltage RS-232

A 1489 line receiver with input hysteresis receives the input voltage signal directly. This circuit detects the RS-232 voltage excursions' above and below ground. Typical threshold voltage levels for the part are -1 volt and +2 volt.


2) Current - Teletype

The input resistor/supply network shown in Figure 5 converts the unipolar. current drive to a bipolar voltage swing that the input line receivers (1489) can detect. Resistor and voltage values on the SDB-80 have been set to take into account the relatively high impedance closures of a teletype terminal.

HANDSHAKE LINES (DTR, RTS, DSR, CTS):

These four signals (shown in Figure 6) are general purpose control lines. DTR and RTS are clocked on to the DATA BUS DO and D1, respectively, during a Read Port DE $_{\rm H}$ command. DSR and CTS output DO and D1, respectively, during a Write To Port DE $_{\rm H}$ command. The D-FFs (U65) are driven by two upper 8 bit address lines which carry the same information as the DATA BUS during an 'out' instruction. This is done to reduce the capacitance on the DATA

HANDSHAKE LINES



i iguie o

BUS. In OEM applications these four lines can be used as modem control lines to simplify interfacing to most any modem.

SILENT 700 CONTROL LINE (CDET)

The Carrier Detect signal (Figure 2) indicates to an RS-232 terminal that data can be sent over the interface line. CDET is wired to the ON condition (+12V) to continuously give the terminal an "OK to send" signal. This has been included specifically to allow the SDB-80 to interface directly with a Silent 700 terminal.

Two signals need additional comment.

l) SI - Serial IN

This port line inputs the serial data stream from the EIA or teletype terminal that is required by DDT-80 to measure the incoming baud rate and automatically adjust the SDB-80 baud rate correspondingly.

2) XP - XPAND

This signal, found on SK2-a24, detects the presence of additional system boards. With no extra board $\overline{\text{XPAND}}$ is pulled high by a pull up resistor. This is recorded on D3 during a read of port DE $_{\text{H}}$. Inserting another board into the system (debug board for example) will force $\overline{\text{XPAND}}$ to a logic "O".

PARALLEL INTERFACE

Two Parallel I/O Controllers (MK 3881) are included on the SDB-80 Board. This gives four independent 8-bit I/O ports with two handshake (data transfer) control lines per port. All I/O lines are TTL buffered and have provision for termination resistors on board. Logically each port pair looks similar (depending upon option 1) to the oncard PIO devices. Figure 1 shows a diagram of a generalized parallel I/O port.

I. Connectors

All PIO connections are made over board connector SK2.

II. Resistor Terminations

One 14-pin socket per port is provided for resistor dual inline packages so that terminations may be placed on the data lines. A parallel termination is provided for each 8-bit port data line plus the input strobe (STB) handshake line. As shown in Figure 1, the termination resistors may be either simple pull up resistors (port A) or an impedance matching network (port B). The SDB-80 is shipped with four 1K Ω pull up terminations. In addition to the parallel termination resistors each ready (RDY) handshake output line is "terminated" with a series 47 Ω resistor on the board. This is used to help damp and reduce any reflections on this output line.

III. Handshake Line Buffers (STB,RDY)

Standard TTL Exclusive OR gates (7486) are used to buffer and isolate these lines. Jumper options are provided on board to independently control the polarity or "sense" of each handshake signal so as to ease the interfacing between the board and peripheral devices. The input




Figure 1

Control and Data lines to each gate are marked C and D respectively in Figure 1. C controls the data as shown.

Control = logic "0"; Data = non-inverted

Control = logic "l"; Data = inverted

The following table indicates whether the handshake buffers are jumpered to invert or non-invert the PIO (chip) signals on the SDB-80 as shipped from the factory.

Data Line	<u>Polarity of Buffer</u> (as shipped from) factory
RDY (DO)	inverting
STB (DO)	inverting
RDY (D2)	inverting
STB (D2)	non-inverting
RDY (D4) STB (D4)	non-inverting non-inverting
RDY (D6)	non-inverting
STB (D6)	non-inverting

IV. Port A Data Buffer

Port A data bus lines are buffered using two quad party line non-inverting transceivers (DS8833). This allows true bidirectional capability. Jumper options allow for fixed IN, fixed OUT or BIDIRECTIONAL under software control. Replacing the DS8833 with a DS8835 effects a polarity change in the output bits.

The drivers and receivers (as designated by D and R respectively in Figure 1) are enabled by jumpers on sets of Wire Wrap pins. The enable lines are listed as $\overline{\text{REC}}$ for receiver enable and $\overline{\text{DVR}}$ for driver enable.

The jumper connections will be detailed later under VI Jumper information.

V. Port B Data Buffers

Port B data lines are arranged in such a fashion as to allow the user to determine the port direction (in increments of 4-bit sections). Sockets are provided for standard 14-pin 7400 series TTL packages. Depending upon the package type inserted, the port may be dedicated IN or OUT. In the output mode ports may be selected to provide standard; or buffered drive, active pull up or open collector, low or high voltage, etc.

A table showing the different types of devices that may be used to buffer port B is shown below:

IN	OUT
7402 STD drive, inverting (NOR)	7400 STD drive, inverting (NAND) 7403 Open collector, inverting (NAND) 7408 STD drive, non-inverting (AND) 7409 Open collector, non-inverting (AND) 7426 Open collector, high voltage,

VI. Jumper Information

Each I/O makes use of a group of eighteen wire wrap jumper posts. For I.O #1 these are located between U44 and U45 and are numbered E66 through E83. The jumper post group that serves I/O #2 is located below the CTC and identified E84 through E101.

These allow the following jumper option functions:

- 1) Determine polarity of handshake lines by strapping the control line of the exclusive OR buffers U45 and U53.
- 2) Strap the control line on the buffers of port B for proper AND, NOR, or EX-OR operation.
- 3) Enable the receiver or driver portions of the port A buffers.
- 4) Control the bidirectional capability of port A.

Figure 2 shows the Wire Wrap pins jumpered so that each control line is strapped to a logical "O".

The following table summarizes all jumper options for the two I/O interfaces. Refer to Figures 3 and 4 which show the electrical configuration of each interface as shipped from the factory for an SDB-80.

1) Handshake lines

Designator Wire Wrap Jumper Pins			
RDY (DO) INVERTED NON-INVERTED STB (DO)	E78 E78	OPEN STRAPPED	
INVERTED NON-INVERTED	E74 E74	OPEN STRAPPED	# 1
RDY (D2) INVERTED NON-INVERTED STB (D2)	E76 E76	OPEN STRAPPED	
INVERTED NON-INVERTED	E72 E72	OPEN STRAPPED	
RDY (D4) INVERTED NON-INVERTED	E85 E85	OPEN STRAPPED	# 2
STB (D4) INVERTED NON-INVERTED	E91 E91	OPEN STRAPPED	

RDY (D6)			1
INVERTED	E87	OPEN	
NON-INVERTED	E87	STRAPPED	
STB (D6)			# 2 CON'T
INVERTED	E89	OPEN	
NON-INVERTED	E89	STRAPPED	
			ł


2) Control lines - Port B (D2 $_{ m H}$ or D6 $_{ m H}$)

Buffer & Socket	Wire Wrap Pins
7400, 7403, 7408, 7409 7426, 7437, 7438	
U61 U50 U63 U52	E80 OPEN E82 OPEN E95 OPEN E93 OPEN
7402,7432 U61 U50 U63 U52	E80 STRAPPED E82 STRAPPED E95 STRAPPED E93 STRAPPED
7486 U61 (INVERTING) U61 (NON-INVERTING) U50 (INVERTING) U50 (NON-INVERTING) U63 (INVERTING) U63 (NON-INVERTING) U52 (INVERTING) U52 (NON-INVERTING)	E80 OPEN E80 STRAPPED E82 OPEN E82 STRAPPED E95 OPEN E95 STRAPPED E93 OPEN E93 STRAPPED

3) Control lines - Port A (DO $_{\rm H}$ or D4 $_{\rm H}$)

Direction: Port is Strapped "IN"

Socket		Wire W	<u> Irap Pins</u>	Wire Wrap	Pins
U60		E69	STRAPPED	E66-68	OPEN
U49		E66	OPEN	E69-71	OPEN
U62		E98	STRAPPED	E99-101	OPEN
U51		E101	OPEN	E96-98	OPEN
	Port is s	trapped	"OUT"		
U60		E69	OPEN	E66-68	OPEN
U49		E66	STRAPPED	E69-71	OPEN
U62		E98	OPEN	E99-101	OPEN
U51		E101	STRAPPED	E96-98	OPEN



WIRE WRAP PINS ARE WIRED FOR BIDIRECTIONAL MODE.




Figure 3





Figure 5



8-11

Figure 6

:Port is strapped "BIDIRECTIONAL"

U 3 0	E69	OPEN	E66-68	CONNECTED
U49	E66	OPEN	E69-71	CONNECTED
U62	E98	OPEN	E99-101	CONNECTED
U51	E101	OPEN	E96-98	CONNECTED

Two blank schematics of interfaces #1 and #2 are included (Figures 5 and 6) to help the user effect any changes in the port options.

VII. Port Addresses

Each port in a PIO chip has two addresses; one for CONTROL and one for DATA. The port addresses are derived from the lowest 8-address lines (AO - A7) AO and Al are fed directly to the PIO to select either control or data (AO) and port a or port B (Al). The rest of the addresses, A2 - A7 are decoded in the port section which provides a chip enable for each PIO. This $\overline{\text{CE}}$ function, along with AO and Al, create the proper address for each port.

Port addresses for the SDB-80 are summarized below:

	PIO	# 1	<u>PIO # 2</u>		
	Port A	Port B	Port A	Port B	
DATA:	DOH	D2 _H	D4 _H	D6 _H	
CONTROL:	D1 _H	D3 _H	D5 _H	D7 _H	

MEMORY: MAPPING AND DECODING

A. MAPPING

Mapping versatility along with the large quantity of memory that is available on the SDB-80 are two of the board's key features. Figure 1 shows a block diagram that outlines the entire memory section. This board was designed with two uses in mind; software development and OEM applications. In a development system, support firmware (0. S., text editor, assembler, etc.) has been placed toward the top of the memory map while user memory has been allocated the space between addresses $OOOO_H$ and OFF_H . Figure 2 is a generalized memory map showing this placement of memory for the SDB-80 software development system.

Sockets are provided for the following memory parts:

- 1) 4K bytes or 16K bytes of dynamic RAM-USER RAM
- 2) 256 x 8 Static RAM ($\frac{1}{4}$ K) 0. S. RAM or Scratchpad RAM
- 3) 4 ROM/PROM Sockets USER ROM/PROM, Sockets #1 #4
- 4) 1 ROM/PROM Socket O. S. ROM/PROM, Socket #5

The five ROM/PROM Sockets are capable of handling the following parts:

- 1K bytes MOS PROM MK 2708
- 1K bytes Bipolar PROM 82S2708 (Signetics)
- 1K bytes MOS ROM MK 30000
- 2K bytes MOS ROM MK 34000
- 4K bytes MOS ROM MK 32000




Figure 1




Figure 2

This gives a total on board memory capacity of:

RAM: 16K bytes + 1/4 K bytes

ROM: 20K bytes

An SDB-80 as shipped from the factory would reflect the memory map as shown in Figure 3. Note: The two possible options with respect to the USER RAM section.

In an OEM situation the support firmware is generally not needed. Therefore, MOSTEK offers the SDB-80 board stripped of its ROMs. The memory remaining is the 256 X 8 scratchpad RAM and the 4K/16K dynamic RAM option. On an OEM board (OEM-80) this memory can be mapped to the users desired locations. Figure 4 shows the memory placement on an OEM-80 board as shipped from the factory.

Until now computer boards have not offered the quantity of memory as is available on the SDB-80. There are two basic reasons for this:

- 1) Only recently have high density, pin compatable memories suitable for use with microprocessors become available. MOSTEK has pioneered the concept whereby various size memories have the same pin out and all will operate in the same sockets.
- 2) Until now, high density dynamic RAMs have not been used extensively on microprocessor boards because of the overhead logic required for the refresh operation. Now, with the internal refresh capability of the Z-80 CPU, transparent refresh is much simpler and more practical to implement.

SDB-80 MEMORY MAP




Figure 3

MAPPED FOR OEM SYSTEM CONFIGURATION AS SHIPPED FROM FACTORY




Figure 4

The memory decoding logic is arranged such that this memory can be placed anywhere in the 65K memory map (with few exceptions). Selection of memory locations is accomplished by using jumpers and bipolar fusable link PROMs.

In describing the memory section it will be convenient to follow the order described in 1 through 4 above. Figure 5 is a photograph of the SDB-80 showing, in detail, the component areas comprising the memory section.

I. USER RAM

Eight sockets are provided for either 4K (MK 4027) or 16K (MK 4116) dynamic RAMs. These 16 pin parts are fully interchangeable, requiring only three jumper option changes on board. Using signals from the Z-80 CPU, refresh occurs during an unused portion of the instruction cycle making the refresh "transparent" to the user.

II. OPERATING SYSTEM RAM OR SCRATCHPAD RAM

One 22 pin socket is provided for a 256x 8 static RAM. In a developement system, this RAM would be used by the system software as temporary storage, thus leaving the 4 or 16K user RAM free for the user. Also, it allows the 4 or 16K RAM to be mapped anywhere in memory without affecting the debug software. In an OEM system, this RAM may or may not be required.

III. USER ROM/PROM, O. S. ROM

Five 24 pin ROM/PROM Sockets are provided on the SDB-80. Four are for general usage while the fifth is reserved for a 2K O. S. ROM in a development system. All are separately decoded and can be placed contiguously in the memory map for programs requiring up to 20K bytes of ROM.

Figure 5

MEMORY TRI-STATE BUFFER

USER RAM

USER ROM/PROM —

B. DECODING

The circuitry required for handling the memory on board is illusstrated in the block diagram of Figure 1. Information for the various combinations of memory placement and size is stored in the two bipolar PROMs listed as U32 and U31. These parts are preprogrammed at the factory with the most useful combinations of memory mapping. However, because these are finite size PROMs, all combinations cannot be included. Therefore, these parts are socketed and may be replaced with differently patterned PROMs if desired.

Memory mapping and decoding on the SDB-80 is specifically accomplished through the use of:

- 1) Data stored in two bipolar PROMs
- 2) Jumper options on the board
- 3) TTL logic gates

(refer to the schematic of Figure 6)

I) 32×8 BIPOLAR PROM (U31)

The four high order address lines $(A_{12} - A_{15})$ enable this PROM to create the basic 4K boundaries shown in Figure 2. Its eight outputs determine the placement (within a given 4K boundary) of all memory on the board. Figure 7 shows the programmed 4K (or multiple of 4K) locations stored in the PROM as shipped from the factory.

The jumper option, E5, enables the user to interchange RAM and ROM between the lower and upper portions of the memory map. (As might be done when switching from a development situation to an OEM situation).




Figure 6

Outputs 1-4 are each associated with a particular memory. Outputs 5-9 are used only to form a CE function for the second PROM, U32. This CE determines in which 4K block the second PROM can be active. Because the outputs of U31 are open collector, these four lines may be wire-ORed so that U32 can be enabled over a range of from 4K to 16K bytes of memory.

MEMDISB (memory disable) is an input to the card through connector SK1. Its function is to disable this PROM and thus <u>all</u> memory on board. This line can be used if there is off-board memory mapped into the same memory location as the on-board memory. <u>MEMDISB</u> disables the on-board memory to resolve the conflict.

II. $256 \times 4 \text{ BIPOLAR PROM (U32)}$

This PROM is used to further subdivide the 4K blocks into 1K segments and to provide the four user ROM/PROM Sockets with chip select lines. U32 is selected whenever memory is read ($\overline{\text{READ MEM ENA}}$, $\overline{\text{CE}}_2$) and when U31 selects a USER ROM ($\overline{\text{USER ROM}}$, $\overline{\text{CE}}_1$).

Of this port's eight input address lines the least significant four are connected to the CPU address lines A_{10} - A_{13} . This allows the PROM to decode from 1K up to 16K memory segments in 1K increments (depending, of course, on the stored data). Pins 1, 2, 3 and 15 are the divices four MSBs and are jumper options E32 through E39. This option enables the user to select 1 of 16 possible combinations involving the USER ROM/PROM Sockets.

ROM 1 and ROM 4 are the four enable lines to the four USER ROM Sockets. Any of these lines go active LOW depending upon the condition of the 1) address, 2) jumper option, 3) chip enables lines, and 4) stored program. The outputs are not open collector, the pullup resistors are used to meet the "1" level requirements for any 2708 MOS PROMS used.

III) OPERATION OF THE PROM DECODING

Figure 7 is a map of the information stored in U31. Each arrow indicated a 4K, or multiple, block that is decoded to enable specific memory parts on board. The memory map can best be described by considering each output separately.

1) Output 1 - 4K RAM


Connecting output 1 (E26) to "USER RAM" (E27) enables a 4K dynamic RAM starting a either $0000_{\rm H}$ or at $4000_{\rm H}$ depending upon whether Jumper E5 is a "0" or "1" respectively.

2) Output 2 - 16K RAM

Connecting output 2 (E25) to "USER RAM" (E27) will upgrade the board to 16 bytes of RAM starting at either $0000_{\rm H}$ or $40000_{\rm H}$ depending upon the logic state of E5.

- 3) Output 3 O. S. RAM
- 4) Output 4 O. S. ROM

These parts are mapped at the top of memory as shown for E5 equal to either a "1" or a "0". This is because in the software development system, the O. S. RAM and ROM must be fixed at a specific location regardless of user memory placement. To place the O. S. RAM at the top of the map requires output 3 (E28) be connected to "OS RAM". Only 8 of the 12 bits are decoded, bits 8 - 11 are 'don't care'.



MEMORY MAP SHOWING DECODED MEMORY LOCATIONS ON 4K BOUNDARIES

Figure 7

3) Outputs 5, 6, 7, 9

These four lines tell the second PROM (U32) in what 4K blocks it can enable the USER ROM Sockets. These outputs are open collector such that they may be tied together in any combination to define the amount of USER ROM decoded (from 4K to 16K). As with the other parts, the jumper E5 determines the placement (low or high) in the map.

The rationale for the various placements of memory as defined by Figure 7 is as follows:

- 1) The operating system has been placed "out of the way" at the top of the map.
- 2) Either RAM or ROM/PROM can be started at address $0000_{\rm H}$ depending upon the application. Usually in a development situation it is desirable to start RAM (and thus start building the software program) at location $0_{\rm H}$. However, once the program is written, debugged, and placed into PROM for evaluation it is desirable to be able to start the PROMs at $0_{\rm H}$ (because this is where the program was written).

In an OEM application the decision where to place memory is usually application dependant. This is why MOSTEK has given the user—such flexability in placing his memory. If the pattern shown in Figure 7 is not suitable, the user can customize his own PROM. Programing information for this PROM will be given later.

3) For its development station MOSTEK has defined the memory space from $A000_H$ to $E000_H$ for its firmware support package (see Figure 2). This is defined by outputs 5, 6, 7, 9 and E5 = 0. In an OEM situation these memory spaces are available to the user. Note that in this upper position these four 4K blocks are adjacent to the 0. S. block giving the user five 4K contiguous memory blocks (for 20K of contiguous ROM) if desired.

If all ROM/PROM were in 4K blocks then the only decode necessary would be U31 (and the map in Figure 7). However, because of 1K and 2K ROM/PROMS it is necessary to subdivide the 4K blocks of Figure 7. This is the function of the bipolar PROM U32; to decode 1K memory segments. U31 decodes specific 4K blocks, then enables U32, which in turn divides each block into four 1K segments. Specific USER ROM memories are selected by the lines $\overline{\text{ROM 1}} - \overline{\text{ROM 4}}$ (See Figure 6). The map of U32 is shown in Figure 8.

This map is a 16K subset of the more general map shown in Figure 7. Note that Figure 7 is divided into four 16K areas. Figure 8 represents an expanded view of any one of these areas. It must start on a 16K boundary line. This is true basically because two of the address lines to U32 are common with U31 (A_{12} & A_{13}).

The left hand side of the map represents the 16 memory locations as defined by the four input address lines (shown both in decimal and hex). The bottom of the map represents the 16 possible memory configurations assigned to the four USER RAM Sockets. Selection is made by the input jumper lines E55 through E62 (shown in both decimal and hex). As previously stated with PROM, U31 this part is socketed so that changes in the pattern can be effected. Programming information will be given later.




Figure 8

The select line for each socket is defined in the following way:

- 1) ROM 1 Socket 1 (U24)
- 2) ROM 2 Socket 2 (U25)
- 3) ROM 3 Socket 3 (U26)
- 4) ROM 4 Socket 4 (U27)
- 5) (The OS ROM will be referred to as socket 5 (U28)

The numbers associated with each arrow in the map refer to USER ROM Socket numbers.

Several examples of memory placement will illustrate the use of the maps of Figures 7 * 8.

- 1) Assume the SDB-80 is to have a 4K RAM starting at $0_{\rm H}$ with four 1K PROMS (2708s) elsewhere in the map. The 4K RAM would be placed by connecting "output 1" to "USER RAM" and E5 = 0. The PROMs would be placed by connecting "output 7" to "USER ROM" and selecting jumper combination $0_{\rm H}$. The PROMs have been located in the 4K space between ${\rm C000_H}$ and ${\rm CFFF_H}$. Referring to Figure 8, column $0_{\rm H}$ shows four contiguous sockets (1, 2, 3, and 4) starting at the 16K boundary. The low address PROM would be placed in socket 1, the next higher address PROM in socket 2, etc.
- 2) Assume it is desired to place 8K of ROM (4 MK 34000) at $0_{\rm H}$ address and have 16K RAM on board. The 16K RAM would be placed starting at $4000_{\rm H}$ by wire-oring "outputs 5 & 6" together (to create an 8K space) and selecting jumper combination $1_{\rm H}$. As in the previous case the low address ROM would be placed in socket 1 while the high order ROM would be placed in socket 4.

3) Assume it is desired to have 16K of RAM starting at address $0_{\rm H}$ while also supporting 16K of ROM (for example, four 4K parts containing development system firmware). The RAM would be placed by "output 2" connected to "USER RAM" and E5 = 0. The ROM would be placed by Wire-Oring "outputs 5, 6, 7, 9" together, connecting to "USER ROM" (to create a 16K space between $A000_{\rm H}$ & $E000_{\rm H}$ on Figure 7), and selecting jumper combination $2_{\rm H}$ (Figure 8). Jumper combination $2_{\rm H}$ is the third column from the left in Figure 8 showing the full 16K decoded space.

The low address ROM is <u>not</u> placed in socket 1 as in the previous examples. The problem comes about in the crossing of 16K boundaries. In decoding the four 4K blocks ($A000_H$ to $E000_H$) the map of Figure 8 must alternate between areas III & IV (depending upon the ROM selected) shown in Figure 7.

When Figure 8 represents area III only the top half of Figure 8 is decoded. Is decoded while for area IV only the bottom of Figure 8 is decoded. Therefore starting at the low address in III the socket that is decoded is socket 3. The next higher address corresponds to socket 4. Going across the 16K boundary the low address memory space $(C000_{H} \text{ to } D000_{H})$ corresponds to the bottom of Figure 8 and to socket 1 while the next higher address $(D000_{H} \text{ to } E000_{H})$ will be decoded in socket 2.

Thus the order for inserting the ROMs into sockets would be:

high address	${\tt D000_H}$ through ${\tt DFFF_H}$	Socket 2
	${\tt C000}_{\sf H}$ through ${\tt CFFF}_{\sf H}$	Socket 1
	${ t B000}_{ t H}$ through ${ t BFFF}_{ t H}$	Socket 4
low address	A000 _H through AFFF _H	Socket 3

This condition of the low order address ROM not belonging in Socket 1 can occur in one of two situations:

- i) When the memory space being decoded crosses a 16K boundary (as in this example).
- ii) If the PROM U32 has been coded such that Socket 1 is not always the lowest address and Socket 4 is not always the highest address as shown in Figure 8.
- One last example should be sufficient to illustrate this boards mapping technique. Assume one has an OEM application needing only 256 bytes of RAM, three 2K ROMs and two 1K PROMs. The scratch RAM would be sufficient for this application so, "output 3" would be connected to "OS RAM" (jumper E28 to E29). A 2K ROM would be located in Socket 5 (the O. S. ROM Socket). To enable this socket "output 4" would be connected to "O. S. ROM" (jumper E30 to E31). To place the other ROM/PROM jumper point E5 is strapped to E4. Outputs "5" and "6" are connected to "USER ROM: by jumpering E59 to E60 and E57 to E58. This selects the 8K block of memory $000_{\rm H}$ to $2000_{\rm H}$ that starts at $000_{\rm H}$. To further divide the 8K space into smaller increments one refers to the detailed map of Figure 8. With the jumpers set to $D_{\rm H}$ the four

USER ROM/PROM Sockets will be selected. The low address ROMs will be placed in sockets 1 and 2. The high address PROMs will go in Socket 3 and 4 while the final 2K ROM, highest address of all, will reside in Socket 5.

IV. PROGRAMMING OF THE BIPOLAR PROMS

If the situation occurs where it is necessary to place memory in areas not defined by Figures 7 & 8 then either one or both of the bipolar PROMs may need to be reprogrammed. One section of U32 (column F_H) has been left unprogrammed and is available to the user for specific ROM/ PROM placement. These two parts have been socketed to make any changes as simple as possible.


1) U31

Figure 9 is the truth table representing the information stored in the 32 x 8 bipolar PROM as shipped from the factory. Addresses and outputs are arranged from MSB to LSB as defined in the device data sheet. Because the outputs are active low and because there are fewer active states of interest. The truth table consists, basically, of two of the memory maps of Figure 7; one stacked on top of the other as shown. The lower truth table is defined for E5 - 0, while the upper is for E5 = 1. Each grid line in the truth table represents a 4K memory block, the same as shown in Figure 7.

Because of the one-to-one correspondence between Figure 7 and 9 the truth table is extremely easy to program. A logic "O" in a specific 4K location in the truth table corresponds to decoding that same 4K space in the memory map. For Example:

TRUTH TABLE OF

MK 6260 (U31)



NOTES:

- 1. Outputs are active low
- 2. A logic "1" is implied wherever there is no logic "0".
- 3. Each grid line represents 4K of Z80 memory space.

User O.S. User ROM/PROM RAM

Figure 9

- i) A "0" placed in the lower right hand corner of the truth table (address = 0000, E5 = 0, output 1) decodes the 4K space indicated by the arrow in the lower right hand corner of Figure 7.
- ii) To decode the memory space between $3000_{\rm H}$ and $4000_{\rm H}$ on output 9, and for E5 = 1, a "0" is placed in the top truth table (E5 = 1), in the column labeled "output 9", and at location 0011 (A₁₅, A₁₄, A₁₃, A₁₂). (Remember that the first bit of the address shown represents the state of E5).

Multiple decoding as shown in the two top 4K blocks of Figure 7, is achieved by placing a "O" in the same location in the top and bottom truth tables of Figure 9.

2) U32

Figure 10 is the truth table representing the information stored in the 256 x 4 bipolar PROM as shipped from the factory. There are eight input (address) lines to this PROM: four jumper lines (MS byte) and four bus address lines (LS byte). The four output lines are (MSB listed lst) $\overline{ROM \ 4}$ - $\overline{ROM \ 1}$. This input/output information is shown in the truth table.

Because the outputs are active low and because there are fewer active states the truth table is programmed with logic "Os" since these are the states of interest. Figure 10 is basically laid out as a representation of the 16 columns, listed as 0_H through F_H (the Hex jumper address) shown in Figure 8. The first three column numbers are listed in Figure 10 for reference. Each column number, of course, is the same as the jumper address (in Hex). Each grid line in the truth table represents a 1K memory segment, the same as in Figure 8.

TRUTH TABLE FOR 256 x 4 BIPOLAR PROM (U32) 1K SEGMENT DECODE

Jumpers (HEX)	Address (HEX)	Output (HEX)	1 1	ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1			отеѕ		
1	F	F	\mapsto	1	1	1	1	3	F	F	H				-	5	F	F						7	F	F		\dashv	_				7.	Outp activ	outs a e Lov	
1	Ε	F			Ė			3	Е	F						5	E	F						7	E	F						Γ	2.	A log		
1	D	F	 	_				3	D	F						5	D	F						7	D	F						Γ		impli	ied w	hen-
1	С	F		Cc	lun	nn		3	С	F						5	С	F						7	С	F								ever logic	there	is no
1	В	F			<u>''1'</u>	,		3	В	F						5	В	F						7	В	7		0				Γ	3.	-		Lina
1	Α	F						3	Α	F						5	Α	F						7	Α	7		0					٥.		esents	
	9	F						3	9	F						5	9	F						7	9	7		0						Z80	mem	
1	8	F		ı				3	8	F						5	8	ഥ						7	8	7		0					_	space	9	
1	7	7		0				3	7	7		0				5	7	7		0				7	7	В			0							
1	6	7		0				3	6	7		0				5	6	7		0				7	6	В			0							
1	5	В			0			3	5	F						5		В			0			7	5	В			0				_			
1	4	В			0			3	4	F						5	4	В			0			7	4	В			0				_			
1	3	Ь				0		3	3	F						5	3	Ы				0		7	3	F										
1	2	D				0		3	2	В			0			5	2	D				0		7_	2	F										
1	1	E					0	3	1	D				0		5	1	F						7	1	D	\Box			0						
1	0	ш ₁ ⊩					0	3	0	Ε					0	5	0	E		 			0	7	0_ F	Ε					0	L				
	F	F	Ц					2	С	7		0				4	<u>0</u> F	ഥ						6	F	F										
0	E	F						2	E	7		0				4	E	E					<u> </u>	6	E	F						L				
0	D	F	\sqcup		L_	$ldsymbol{f eta}$	L	2	D	7		0	_			4	D						<u> </u>	6	D	F	_					_				
0	С	F						2	С	7		0				4	С	F						6	С	F						L	_			
0	В	F				L	L	2	В	В	Ш		0			4	В	F						6	В	F						_				
_ o_	Α	F				_		2	Α	В			0			4	Α	F						6	Α	F						$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	_			
	9	F	Ш					2	9	В	Ш		0			4	9	F					<u> </u>	6	9	F						<u> </u>	-			
0	8	F	Ш		olur		_	2	8	В	Ш		0			4	8	F					<u> </u>	6	8	F		_				↓_	-	,		
0_	7	F	\sqcup		"0"	, —		2	7	D				0		4	7	7_		0			<u> </u>	6	7	7	_	0		_		_	-			
0	6		\sqcup		Ļ_			2	6	D	Ш			0		4	6			0	_			6	6	7	4	0				<u> </u>	-	Ł	<u>'_</u>	
0	5	F			<u> </u>			2	5	D		ļ		0		4		В			0		_	Ь	5	\sqcup		0				_	-		1	
0	4	F	\sqcup		_	_	_	2	4	D	Щ	L		0		4		В	_		0	<u> </u>		6	4	7	_	0	<u> </u>		<u> </u>		-	1	1	
0	3	7	\sqcup	0	ļ			2	3	E	Ш	<u> </u>	<u> </u>	_	0	4	3	F	_		<u> </u>	<u> </u>	ļ	6	3_	F			_	ļ	_	↓_	-			
0	2		\sqcup		0	<u> </u>	<u> </u>	2	2	E	LC	olu	mn		0	4	2	F	ļ		<u> </u>	_	_	6	2	В	_		0	<u> </u>	_	\vdash	-			
0	1	<u>D</u>	_		_	0	<u> </u>	2	1	E.		<u>'2'</u>	_	ļ	0	4	1		ļ		_	0	_	6	1	D	\dashv		ļ	0	\vdash	1	E.			
0	0	٠E					lο	2	0	ĮΕ			ļ	l	0	4	lο	ΙE	l			ļ	0	16	0	E				l	0	ļ				

Figure 10

Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (HEX)	Address (HEX)	Output (HEX)		ROM 4	ROM 3	ROM 2	ROM 1
-	F	F						В	_	F							_	Ļ		-	_			_							\dashv
9 9 9 9 9 9 9 9 9 9 9 8	E	F						В	F E	F	-				-	D D	F E	F						F	F E	\vdash	\vdash				\dashv
9	D	F					<u> </u>	В	D	F						ס	D	F						F		┢	\vdash				\dashv
9	C	F				-		В	C	F						ם	С		 	-	_		-	F	D C	H					\dashv
9	В	7		0				В	C B	F						D	В	F	\vdash					F	В		H				\dashv
9	Α	7		0				В	Α	F						D	Α	F						F	Α	1	\Box				_
9	9	7		0				В		F						D	9							E	9			\exists			\neg
9	8	7		0				В	9 8	F						D	8	F F						F	8			Uhprogrammed	\neg		1
9	7	В			0			В	7	F						D	7	F						F	7			ä	_uc		
9	6	В			0			В	6	F						ם	6	ഥ						F	6			gri	Section		
9	5	D	i			0		В	5	F						Д	5	7		0				F	5			_pr	Se		
9	4	D		_		0	L.,	В	4	7		0				D	4	В		L	0			E	4			Š			
9	3	F						В	3	В			0			D	3			Ш		0		E	3			_			_
9	2	т						В	2	D				0		D	2	D		Ш		0		F	2	Ц					_
9	1	F	-					В	1	Ε					0	D	1	Е	<u> </u>	Ц			0	F	1		\Box	_			_
- 9	0 F	7		_	_		0	<u>В</u> А	0 F	띮				<u> </u>	0	<u>п</u> с	0	Ш	<u> </u>		_	Щ	0	F E	0		_	_	_	_	\dashv
	_	\vdash	-	0													F	_							F	F	\dashv	4	_		
8	E	7 7		0			_	A	E	F						С	E	F	-	Н				E	E	F		\dashv	\dashv	_	
0	ОΩ	7		0 0				A	Э О	F					Н	O	D	ᄪ		Н				E	D	F	\dashv	_		_	_
0	В	B	\dashv	$\overline{}$	$\overline{}$			Α_	С	F		_			Н	С	С			Н				E	C	F		\dashv		-	\dashv
8 8 8 8 8 8	А	В	\dashv	_	0			<u>A</u>	B A	7 7	-	0		L	\vdash	С	В	F	_	$\vdash \vdash$				E	8	F	+	-	_	\dashv	\dashv
<u>ο</u>		В			0		Н	A	_			0			Н	С	Α	F	\vdash	\vdash		\vdash		E	A	F	\dashv		\dashv	-	\dashv
<u>0</u> 8	9 8	В	\dashv		0 0			A A	9 8	7	\vdash	0		-	\vdash	C	9 8	F		H	\dashv	\dashv		E E	9 8	7 B	\dashv	0		\dashv	\dashv
8	7	D	\dashv			0		A	7	B	\dashv	U	0		-	C	8 7	F	H	\vdash	\dashv			_	7	D	\dashv	\dashv	0	0	ᅱ
_	6	D	\dashv	_		0		A	6	В	\dashv		0				6	7		0				E	6	D	\dashv	\dashv	\dashv	0	\dashv
8	5	D	7			0		A	5	В	\dashv		0	_		С	5	В		۲	0	\dashv		E E	5	D	\dashv	\dashv	1	0	\dashv
8 8 8	4	D	1	1		0		A	4	В			0			С	4	D		H	٦	0		E	4	D	\dashv	\dashv	1	0	\dashv
	3	F	7			Ť		_	3	D			Ť	0		C	3	E		H			0		3	E	\dashv	\dashv		~	7
8 8 8	2	F						A	2	D				0		C	2	E		H		\dashv	0	Ē	2	E	寸	\dashv	\dashv	\dashv	
8	1	F						Α	1	F						С	1	E				7	0	Ė	1	Е	_	\dashv	1	寸	0
8	0	Ε					0	Α	0	Ε					0		0	Ε					0		0	Е					0

Figure 10 (Con't)

Because of the close correspondence between Figures 8 and 10, the truth table is extremely easy to program. For Example:

- 1) A "O" placed in the lower right hand corner of column 6 decodes the 1K space indicated by the arrow and "l" (for Socket 1) at the bottom of the column 6 of Figure 8.
- 2) To decode four contiguous 1K spaces (1K per socket) starting at the lowest address the following "Os" are placed in column O of the truth table:
 - 1) 0 in location 00_H under $\overline{ROM 1}$ decodes socket 1
 - 2) 0 in location Ol_H under ROM 2 decodes socket 2
 - 3) O in location 02_{H} under $\overline{\text{ROM 3}}$ decodes socket 3
 - 4) O in location O3_H under $\overline{\mathsf{ROM}\ 4}$ decodes socket 4

For programming purposes it is usually necessary to supply address and output data in hexidecimal format. Both Figures 9 and 10 have columns for this data. The two digit hex address always appears to the left of the 1-2 digit hex data column. In the truth tables once "Os" are filled in to define each decoded block then "Is" may be assumed to fill in all the rest of the truth table (as demonstrated in the top most row). The information is then extracted from each row (binary word) converted to hex and placed in the column labeled output. This hex information is then used to program a "blank" PROM or is supplied to a distributor who has programming capability.

V) REDUNDANT DECODING OF O. S. RAM

To reduce the number of logic gates and decoding on board the scratchpad RAM has not been uniquely decoded. This 256 x 8 RAM is repetitively decoded eight consecutive times in the last (top) 2K of the memory map. Addressing any 256 address sector in this space will address and access the RAM. The mapping of the top 8K of the memory map is done in Figure 11 showing the redundantly decoded portion. See also Figure 6.

No other part on the board may use this portion of memory space. Otherwise there would be a conflict. This space is, however, available to memory not located on the board. A peripheral memory may be decoded into this space if MEMDISB is used. This function disables the on board parts (along with the redundant decoded space) during access such that there is no memory conflict.




Figure 11

VI. JUMPER OPTIONS

There are four groups of wire wrap pins that control the memory options discussed in this section. The location of these jumpers on the SDB-80 is shown in Figure 12.

Briefly, the jumpers control the following:

- Group 1: E1, E2, E3 & E22, E23, E24

 Modify the address lines for either 4K or 16K dynamic RAM.
- Group 2: E7 through E20 & E40 through E54

 Adjust the pin out of the 5 ROM/PROM Sockets so they can accept any one of five different memory parts.
- Group 3: E4, E5, E6, & E25 through E31

 Address selection and chip enable function for O. S.

 RAM & ROM and the USER RAM.
- Group 4: E32, through E39 & E55 through E62 memory size and location of each USER ROM Socket.




Figure 12

In more detail, Group 1 jumpers are used to rearrange the address lines to the eight 16 pin RAM Sockets. This allows either 4K or 16K parts to be placed in these sockets. E1, E2, E3 either grounds $\overline{\text{CS}}$ on the 4K RAM (part is always selected) or connects the address line from the multiplexer U19 to the appropriate address pin on 16K RAM. The proper address (A $_6$ or A $_{12}$) into the multiplexer for either 4K or 16K RAM is determined by E22, E23, E24.

Figure 13 shows the two wiring options for this set of pins. These will be wired at the factory in correspondance with the USER RAM memory size.

4K/I6K WIRE WRAP PIN OPTIONS

Figure 13

2) To make the 24 pin ROM/PROM Sockets universal to the various memory parts that can be used on this board, two address lines $(A_{10} - A_{11})$ and two supplies (GND and + 12V) must be jumpered. Figure 14 shows the various jumper connections required to configure each socket.

Socket 1 - U24

2 - U25

3 - U26

4 - U27

5 - U28

Figure 14 is divided into 2 columns; the left represents jumpers for all 1K parts, the right shows 2K and 4K options. Figure 15 details the MOS memory chip select options used. The option for each socket (1K or 2-4K) is shown independently because a mix of memory parts may be required throughout the five sockets.

Mostek ROMs have options on their chip select inputs that must be comprehended in conjunction with the jumpers. As an example the MK 34000 has three chip select lines: Pins 18, 20, and 21. These lines must be programmed (at the time the pattern is stored) to be either active high (CS), active low ($\overline{\text{CS}}$), or open circuited (NC). ROM Sockets 1-4 (U24-U27) can be enabled in increments of less than 4K bytes, i.e., 1K or 2K. Socket # 5 (U28) however, is enabled only in 4K blocks. Because of this, the MOS chip select programming requirement for these two sets of sockets is different. If 1K ROMs are used in Sockets 1-4 and each socket is enabled for only 1K bytes of memory there will be no redundant decoding no matter how the extra chip selects have been programmed. If however, a 1K ROM is placed

SDB-80 ROM/PROM SOCKETS #I — #5 JUMPER CONNECTIONS.

THIS ILLUSTRATES THE WIRE WRAP JUMPER CONNECTIONS FOR THE FOLLOWING:

	FOR		WING.	1					
	ALL	2K AND 4K OPTIONS							
		2708 IK MOS 30000 IK MOS	PROM RAM	MK 34000 2K MK 32000 4K					
	8252	MIN SEGGO TIN							
		E9	E40	E 9	E40				
		9	9		\circ				
SOCKET I	(U24)	E7 E8	E41 E42	E7 E8	E41 E42				
		E12	E43	E12	E43				
		9	Q	0	\circ				
SOCKET 2	(U25)	0d	$d \circ$		\bigcirc				
	(020)	EIO EII	E 44 E 45	EIO EII	E44 E45				
		E15	E46	E15	E46				
		Q	Q		\circ				
SOCKET 3	(U26)	0	$d \circ$	00	\bigcirc				
	, -	E13 E14	E47 E48	E13 E14	E47 E48				
		E18	E49	E18	E49				
		9	9		\circ				
SOCKET 4	(U27)	0d	0	00	\bigcirc				
		EI6 EI7	E50 E51	EI6 EI7	E50 E51				
		E 21	E 52	E 21	E 52				
		9			\circ				
SOCKET 5	(U28)	0d	$d \circ$	00	00				
		E19 E20	E 53 E 54	E19 E20	E53 E54				

Figure 14

in Socket 5, there exists the potential for three redundantly decoded 1K spaces in addition to the desired 1K ROM space. The same is true for Sockets 1-4 if they have been enabled for more than 1K space.

If the redundant space does not conflict with any other memory space, then multiple space decoding poses no problem and the chip select functions are really a don't care situation. If the redundant memory space conflicts with some actual memory then the "extra" chip selects can be used as address inputs to reduce or eliminate the amount of redundant space.

Several examples will demonstrate how the jumpers are wired for various memory combinations.

a) Assuming the following complement of parts, what jumpers are required?

```
Socket 1 - MK 34000 2K E7-E8, E41-E42

Socket 2 - MK 34000 2K E10-E11, E44-E45

Socket 3 - MK 2708 1K E14-E15, E46-E47


Socket 4 - MK 32000 4K E16-E17, E50-E51

Socket 5 - MK 30000 1K E20-E21, E52-E53
```

Figure 16 (a) shows these jumper connections.

b) Assuming the following complement of parts, what jumpers are required?

```
Socket 1 - MK 2708 1K E8-E9, E40-E41
Socket 2 - MK 2708 1K E11-E12, E43-E44
```



*NC = No connection within package

The operating system ROM has the following program options:

Pins 18-CS2, 20-CS1, 21-NC

(c)

Socket 3 - MK 2708 1K E14-E15, E46-E47 Socket 4 - -Socket 5 - MK 32000 4K E19-E20, E53-E54

Figure 16 (b) shows these jumper connections.

- (3) Figure 17 illustrates the jumper connections that determine whether 4K or 16K of RAM space is reserved for the USER RAM, and whether or not the O. S. RAM and/or ROM is enabled.
- (4) Figure 18 shows the connections that determine the memory space decoded for the four User ROM/PROM Sockets and the particular allocation of this space to each socket.

Figure 18 is divided into two parts; the left hand column labeled "4K"BLOCKS DECODED: and the right hand two columns labeled "JUMPERS"

The left hand column determines how many 4K spaces, and their location within the memory map, will be decoded for the USER ROM Sockets. This is clearly shown in Figure 7. The right hand columns show the 16 possible coding combinations (JUMPERS) illustrated in Figure 8.

Several examples will demonstrate how jumpers are used for various memory conditions.

a) Assuming the following complement of parts, what jumpers are required?

Socket	1-MK	32000	4 K
Socket	2-MK	32000	4 K
Socket	3-MK	32000	4K
Socket	4-MK	32000	4K

Four 4K spaces require jumpers:

E59-E60 E58-E59 E55-E56 E61-E62 Four 4K sockets are shown in Figure 8 at jumper address $^2_{\mbox{\scriptsize H}}$ which are pins:

E32-E33 E34-E35 E38-E39

b) Assuming the following complement of parts, what jumpers are required?

Socket 1 - MK 34000 2K Socket 2 - MK 2708 1K Socket 3 - MK 2708 1K Socket 4 - MK 2708 1K

Two 4K spaces require jumpers:

E59-E60 E57-E58

One 2K socket and three 1K sockets are shown in Figure 8 at jumper address $\boldsymbol{B}_{\boldsymbol{H}}$ which are jumpers.

E32-E33

JUMPER CONNECTION EXAMPLES

		E 9	E40	E 9	E40
SOCKET 1	(U24)	E7 E8	E41 E42	O € E8	E4I E42
		E12	E43	E 12	E43
SOCKET 2	(U25)	EIO EII	E44 E45	EIO EII	O O E44 E45
		E15	E46	E15	E46
SOCKET 3	(U26)	E13 E14	C C C E47 E48	EI3 EI4	O O E47 E48
		E18	E49	E18	E 49
SOCKET 4	(U27)	EI6 EI7	E50 E51	CIG EI7	O O E51
		E21 .	E 52	E 21	E52
SOCKET 5	(U28)	El9 E20	E53 E54	Ela Eso	E53 E54
Figure 16a				Figure 16b	

USER RAM, OS RAM/ROM CONNECTIONS






Figure 17



VII. BLANK PROGRAMMING CHARTS

To facilitate any change or modification of the memory on the SDB-80, a set of blank memory maps and truth tables have been included. The first four figures correspond to Figures 7, 8, 9 and 10 respectively. The last five figures correspond to Figures 13, 14, 16, 17 and 18 and can be used for drawing jumper options for a new memory configuration.



MEMORY MAP FOR 256 x 4 BIPOLAR PROM U32




Figure 20

TRUTH TABLE FOR 32 x 8 BIPOLAR PROM U31





Figure 21



9-44

TRUTH TABLE FOR 256 x 4 BIPOLAR PROM (U32) 1K SEGMENT DECODE

Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	
1	F	Г						3	F							5	F							7	F					\Box		
1	E							3	Ε							5	Ε							7	Е					\Box		
1	D							3 3 3	D							5	D							7	D							
1	С							3	В							5	C B							7	С							
1	В							3	В							5								7	В							
1	Α							3	Α							5	А 9							7	Α					Ш		
1	9	Π						3	А 9							5								7	9							
1	8							3	8							5	8 7							7	8							ı
1	7							3	7							5	7							7	7			<u></u>				
1	6	Γ						3	6							5	6							7	6					Ш		
1	5							3	5							5	5		L					7	5					Ш	igsqcut	
1	4							3	4							5 5	4				_	<u></u>		7	4		_	<u> </u>	_			
1	3							3									3			L				7	ფ		_		igsqcup	Ш		
1	2							3	2							5	2							7	2	_	_	ļ	<u> </u>			
1	1							_							<u> </u>	5 5	1							_7	1			<u> </u>	_		_	
1	0	L						2	0	_		L		<u> </u>	Ì	5		L				<u> </u>		7	0	L		<u> </u>				L
0	F	L						2	F				Ļ_	<u> </u>		4		<u> </u>						6	F	_	<u> </u>	<u> </u>	<u> </u>		_	
0	E							2	_	_				_	_	4		<u> </u>		L	<u> </u>			6	Ε	_	_	<u> </u>	<u> </u>	_		⇃
0	D	-	L				_	2			_			<u> </u>	L	4		<u> </u>			<u> </u>			6	D	_	L	<u> </u>		<u> </u>	⊢	┨
0	C		L	_	L	_		2	+-	-	<u> </u>		$oxed{oxed}$	↓_	_	4	_		<u> </u>		ļ	<u> </u>	<u> </u>		С		L	-	—	├-	├_	-
0	В			<u> </u>		↓_	_	2	В	_	L	_		_	<u> </u>	4	+	1	<u> </u>	L	<u> </u>		<u> </u>	6	В	L	L		<u> </u>	ـــ	├	-
0	Δ		_			_	_	2	_		_		↓_	<u> </u>	_	4		!		_	_	_	_	6	Α			\vdash	ļ	├	├—	-
0	9	_	_					2	9	lacksquare	<u> </u>	_		$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	ļ	4	1		<u> </u>	igspace	ļ	ļ	_	6	9	L	-	╄	-		├	-
0	8		L	↓_	$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	1	<u> </u>	2			_	\bot	↓_	 _	 _	4				┞	<u> </u>	<u> </u>	\vdash	6	8	_	┝	\vdash	<u> </u>	⊢	₩	-
0	7	L	<u> </u>	$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	\perp	_	<u> </u>	2	7	L	L	_	1	1_	↓_	4			<u> </u>	-	ļ.,	<u> </u>	\vdash	6		\vdash	-	\vdash	\vdash		┼	-
0	6		\perp	$oldsymbol{igstyle}$			_	12	6	\perp	_	_	igapha		<u> </u>	4			\vdash	\vdash	-	\vdash	-	6	6	├-	\vdash	\vdash	-	₩	╁	-
0	5	_	_	\perp	↓_	1	_	2		_	↓_	-	\perp	↓_	 	+	5	•	↓_	_	1	1	\vdash	6	-	•	1	-	+-	┼-	┼	$\overline{}$
0	4		\perp	\downarrow	↓	\perp	igspace	1 2	2 4		ļ	\perp	\perp	\perp	-	+	4	•	1-	<u> </u>	-	-	\vdash	6		•	\vdash	+-	-	┼-	\vdash	┨
0	3		_	-		\downarrow	\perp	[2			1	\perp	↓_	╁	\vdash	4	-	•	-	↓_	\vdash	┼-	-	6			╀	+	-	┼	┼—	-
0	2	-	_	\perp	\perp	1	igspace		2 2	_	\perp	_	-	\perp	↓_	4	_		╁.	╀	╁	-		6	-	1	├-	+-	\vdash	\vdash	\vdash	$\left\{ \right.$
0	1	_			_	\perp	igspace	1	2 1	_	\perp	\downarrow	\perp	1	↓_	4	_	-	+	\vdash	\vdash	\vdash	1	6	_	+-	\vdash	\vdash	↓_	\vdash	\vdash	1
0	C	1		1_			<u></u>	12	2 C	L	$oldsymbol{ol}}}}}}}}}}}}}}}}}$				<u> </u>	4	<u>0</u>			1			1	6	0	<u> </u>	_	1_	1	<u> </u>		J

Figure 22

Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1	Jumpers (Hex)	Address (Hex)	Output (Hex)		ROM 4	ROM 3	ROM 2	ROM 1
9	F					_		В	F	_	-	_		_	_	D	F							F	F						\Box
9	E			-		-		В	E		 	-				D	-						\dashv	F	F			-		\vdash	H
9	D							В	D		-					D	E D						\vdash	F	D		\vdash	-		\vdash	\dashv
9	C							В	С			\vdash			_	D	С		_				\vdash	F	c		-			\vdash	\dashv
9	В							В	В							D	В							F	В					\vdash	\dashv
9	Α				_	_		В	Α					\vdash		D	A							F	Ā		_			\vdash	\dashv
9	9	П						В	9							D	9							F	9						\dashv
9	8							В	8							D								F	8					\vdash	1
9	7							В	7							D	8 7							F	7						ヿ
9	6							В	6							D	6							F	6					П	ヿ
9 9	5							В	5							D	5							F	5						ヿ
	4							В	4							D	4		Ī					F	4						
9	3							В	3							D	3							F	3						
9	2							В	2							D	2							F	2						
9	1							В	1							D	_	_						F	1						
9	0	Ш				_		<u>B</u>	0			Щ				D	0			_			L	F	0			_			L
8	F			_				Α	F							С	F							Ε	F						
8	Е	4	_	_				Α	Ε				_			С	E D		_	_	\bot	\Box	_	Ε	Е		_				_
8	D	\rightarrow	_	_				Α	D							С		_	_		_	_	_	Ε	D						_
& & &	С	\vdash		_		_	_	_A	С					_		С	С	_ +	_	_	_	_	_	Е	С				_	\rightarrow	_
8	В				_	_	_	_A	В	_			_		_	С	В	_	4		_	\dashv	_	E	В	_				\dashv	_
8 8	Α					_		A	Α	\dashv			_			С	A	\dashv	_		_	_	_	E	A	_	_	_		_	4
	9	H		\dashv				_ A	9	_			_		-	С	9	\dashv	_	\dashv	\dashv		-	E	9			_		_	
8 8	8 7		\dashv	-	_	-		A	8 7			\longrightarrow	\dashv	\dashv		C C	8 7	\dashv	\dashv	_	\dashv	-	-	_	8	_	-	_			-
8	_	\vdash		\dashv	_	\dashv	\dashv	Α	_	-		-	_	\dashv	\dashv	-+	\dashv	_	\dashv	_	\dashv	-	-	E	7	_	_		_	\dashv	4
<u>8</u>	6 5	\vdash	\dashv	\dashv	-		-	A	о 5	\dashv			_	-	\dashv	C	6 5	\dashv	\dashv		\dashv	4	\dashv	E		\dashv	+		\dashv	\dashv	\dashv
8	4	$\mid \cdot \mid$	\dashv		+	\dashv	\dashv	_	4	\dashv		\dashv			-		4	+	\dashv	\dashv	_	\dashv	\dashv	-+	4	\dashv	-	-	-	\dashv	\dashv
8	3	 		\dashv		\dashv	\dashv		3	\dashv		\dashv			\dashv			\dashv	\dashv	\dashv	\dashv	\dashv	\dashv		3	-	\dashv	\dashv	\dashv	\dashv	\dashv
8 8	2	+		\dashv	\dashv	\dashv			2	\dashv	\dashv			-	\dashv	c	3	+	\dashv	\dashv	\dashv	+	\dashv		2		\dashv		\dashv	\dashv	\dashv
8	1		-	-+		\dashv	_		1				\dashv	\dashv	\dashv	C	1	\dashv	\dashv	\dashv	\dashv	+	\dashv	E	1	\dashv	\dashv		\dashv	+	\dashv
8	0	\vdash		\dashv	7	+	\dashv	_	히	\dashv	\dashv		\dashv		-	c	히	\dashv	+	\dashv	\dashv	\dashv	\dashv	_	ö	\dashv	+	-	\dashv	\dashv	\dashv

Figure 22 (Con't)

4K/16K WIRE WRAP PIN OPTIONS

	4 K	DYNAMIC	RAM	OPTI	ON		
ΕI	\bigcirc						
E 2	\bigcirc				E 22	E23	E24
E 3	\bigcirc					E27	\bigcirc
	16 K	DYNAMIC	RAM	OPTI	E25 ON		E26
ΕI	\bigcirc						
	\bigcirc				E22	E 23	E24
E 2	\bigcirc				\bigcirc	\bigcirc	\bigcirc
E 3	\bigcirc						
							E27
					E2	5 🔵	E26

SDB-80 ROM/PROM SOCKETS #1—#5
JUMPER CONNECTIONS.

THIS ILLUSTRATES THE WIRE WRAP JUMPER CONNECTIONS FOR THE FOLLOWING:

ALL IK PARTS	2K AND 4K OPTIONS
MK 2708 IK MOS PROM MK 30000 IK MOS RAM 8252708 IK BIPOLAR PROM	MK 34000 2K MOS ROM MK 32000 4K MOS ROM
E9 E4 0	E 9 E40
SOCKET I (U24) O O O O O O O O O O O O O O O O O O O	O O O O E41 E42
E12 E43	E 12 E 43
SOCKET 2 (U25) O O O O	O O O O O O EII E44 E45
E15 E46	E15 E46
SOCKET 3 (U26) O O O O E13 E14 E47 E48	O O O O O O E47 E48
E18 E49	E18 E49
SOCKET 4 (U27) O O O E50 E51	O O O O E 50
E 21 E 52	E 21 E52
SOCKET 5 (U28) O O O O O O O O O O O O O O O O O O O	O O O O O E53 E54
Figure 24	

JUMPER CONNECTION EXAMPLES

	E 9	E 40	E 9	E40
SOCKET I (U24)	O O E8	C C	O O EB	C C E41
	E12	E43	E 12	E43
SOCKET 2 (U25)	O O	O O E44 E45	EIO EII	O O E4 4 E 45
	E15	E46	E15	E46
SOCKET 3 (U26)	O O EI4	O O E47 E48	C C EI4	O O E47 E48
	E18	E49	E18	E 49
SOCKET 4 (U27)	O O	O O E51	EI6 EI7	O O E50
	E 21	E 52	E21	E52
SOCKET 5 (U28)	O C	O O E53 E54	EI9 E20	○ ○ E53 E54

Figure 25

	E4	0		E4	0
E5="0"	E5	0	E5='I ^{ff}	E5	0
	E6	0		E6	0
			USER ROM/PROM STA	ARTS AT	ADDRESS
USER RAM STARTS A	T ADDRE	ESS 0000H	0000Н		
		O 527			○ E27
4K USER RAM		O E27	I6K USER RAM		OEZI
4K USER KAIVI	5050	0	TON OSEN KAIM	E25 🔿	○ E26
	E25()	○ E26		E23()	O E Z O
	E29 🔿				ОЕЗІ
O.S. RAM ENABLED			O.S. ROM ENABLED		
	E28()				○E30
E6O	E5 ()	E4 O	E6 O	E5 🔿	E4 ()
4K SDB-80	E25()		I6K SDB-80	E25()	
AS SHIPPED FROM FACTORY	E26()	○ E27	AS SHIPPED FROM FACTOR	YE26O	○E27
	E28()	○ E29		E28()	○E 29
	E30()	⊝ E3I		E30()	OE31

Figure 26

4	K BLOCKS DECODED (SEE FIG)		BINARY WEIGHT 1 2 8 4		BINARY WEIGHT I 2 8 4	
			E39 E37 E35 E33 O O O		E39 E37 E35 E33	
4K OUTPUT 5	O O O O E55 E57 E59 E61			8 _H	O O O O E38 E36 E34 E32	
4K	E56 E58 E60 E62 O O O			9 _H	E39 E37 E35 E33 O O O O	
OUTPUT 6	O O O O E55 E57 E59 E61	.,	O O O O E38 E36 E34 E32		O O O O E38 E36 E34 E32	
4K			E39 E37 E35 E33 O O O	Α _Η	E39 E37 E35 E33 O O O O	
OUTPUT 7			C O O O E38 E36 E34 E32		O O O O E38 E36 E34 E32	
4K			E39 E37 E35 E33 O O O O	вн	E39 E37 E35 E33 O O O O	
OUTPUT 9			O O O O E38 E36 E34 E32		O O O O E38 E36 E34 E32	
8K OUTPUTS	E56 E58 E60 E62 O O O O			СН	E39 E37 É35 E33 O O O O	
5, 6			O O O C E38 E36 E34 E32		O O O O E38 E36 E34 E32	
I2K OUTPUTS	E56 E58 E60 E62 C O O O		E39 E37 E35 E33 O O O	DH	E39 E37 E35 E33 O O O O	
5, 6, 7	O O O O E55 E57 E59 E61	⁵ H	O O O O E38 E36 E34 E32	ч	O C O O E38 E36 E34 E32	
I6K OUTPUTS	E56 E58 E60 E62	6 _H	E39 E37 E35 E33 C O O O	Ен	E39 E37 E35 E33 C O O O	
5, 6, 7, 9	O O O O E55 E57 E59 E6I		O O O E 38 E 36 E 34 E 32	-п	O O O C E38 E36 E34 E32	
8K	E56 E58 E60 E62 O O O	7	E39 E37 E35 E33 O O O	Fн	E39 E37 E35 E33 O O O O	A STRAP OR JUMPER = "O"
OUTPUTS 7, 9 Figure 27	O O O O E55 E57 E59 E61	⁷ Н	O O O O E38 E36 E34 E32 9-51	• н	O O O O E38 E36 E34 E32	NO JUMPER = "!"

C. RAM MUX, BUFFER CONTROL, & MEMORY TRI-STATE BUFFER

I) RAM MULTIPLEXER (REFER TO FIGURES 1 & 6).

Two multiplexer parts (U18-U19) are required by the 16 pin 4K (16K) dynamic RAM. The purpose of the multiplexers is to alternately supply one set of addresses to the memories and then upon command supply a second set. These two sets comprise the entire address. ROW address information (A0-5(6)) is strobed on the negative (leading) edge or \overline{RAS} while the second or COLUMN address information (A6-11 (7-13)) is strobed on the negative (leading) edge of \overline{CAS} . The decoding logic supplies a signal to the multiplexers controlling which set of address lines is selected.

II) BUFFER CONTROL & MEMORY TRI-STATE BUFFER

Two buffers are controlled by the logic in the memory section:

1) Memory Tri-State Buffer (U1) and 2) Data Bus Buffer (U58-U71). The condition of each is directly dependent upon the board memory and addressing.

The function of the Memory Tri-State Buffer is to isolate the output data lines of both the dynamic RAM and the 5 ROM/PROM sockets from the on board data bus. This is shown clearly in Figure 1. This buffer is enabled (allowed to talk to the DATA BUS) whenever the dynamic RAM, USER ROM, or the O. S. ROM is being read. Information from these memories is buffered onto the DATA BUS.

The DATA BUS buffer is bidirectional and is controlled by two lines:

1) Signal DINB and 2) DRIVEB generated in the memory section. The bidirectional operation of the DATA BUS BUFFER is covered in the section entitled "OUTPUT BUFFERS".

RESTART

Figure 1 shows the circuitry associated with the restart function of the SDB-80. Depending upon the state of S2 the board will restart to either 0000_H , the bottom of the memory map, or the $E000_H$, the location of the operating system. Restart occurs during board power up or by pressing push button S1.

I. Power up Restart

During power up, point A is held near ground by the timing capacitor C5 while power is applied to the rest of the board. As long as A is below the trigger point of U4 reset at the CPU is held active low. While reset is low, the CPU is initialized and the data and address lines go tri-state. The diode, CR2, causes a rapid discharge of point A whenever the power supply goes low.

II. Push Buton Restart

Prior to restart the input of U20 is high, holding the "CLEAR" input to U3 active low. This causes Q to be held low. The output of the edge triggered one-shot $(\overline{\mathbb{Q}})$ is held high. This in turn causes the CPU reset to be inactive high. During reset S1 is grounded causing the clear input to U26-1 to go high. The next negitive edge of $\overline{\mathbb{M}}$ 1 clocks a "1" to the output of U3 triggering one shot U2. U2 $(\overline{\mathbb{Q}})$ goes active low for approximately 10 us. This causes reset to respond active low for the same period of time. The leading edge of reset is synchronized with the TI state during \mathbb{M} 1, the instruction OP code fetch cycle.

III. Restart Location, $0000_{\mbox{H}}$ or $\overline{\text{E000}_{\mbox{H}}}$ During $\overline{\text{reset}}$ the program counter is forced to zero, the CPU is initialized

Figure 1

and the data and address lines go to a high impedance state. Upon termination of reset the program counter outputs to the Address Bus (all zeros) and the CPU does an OP code fetch. Thus the CPU tries to do a fetch from memory location $0000_{\rm H}$. However, this may be modified by the board such that restart may occur to E000 $_{\rm H}$ instead.

The difference between address $\rm E000_H$ and $\rm 0000_H$ is in the most significant bits. Looking at the four MSBs for 0 and E.

HEX		BINARY
0	=	0000
Ε	=	1110

One sees that by changing the three most significant binary bits one can change the address from $0000_{\rm H}$ to $E000_{\rm H}$. This change is accomplished by the OR gates, U70. Each gate has two inputs; one data and one control signal. The data input (A13, A14, A15) is normally passed on through. However, when these three most significant address lines need to be forced to a "1" the control line goes high. Thus during reset the CPU address lines output all zeros. If, however, restart to the operating system is desired the control line goes high changing the address to the card (and memory).

DIMADV

	HEX	BINA	ζ γ		
From:	0000	0000	0000	0000	0000
To:	E000	1110	0000	0000	0000

HEV

IV Control Line Circuitry

Restart to $0000_{\rm H}$ or $E000_{\rm H}$ is determined by toggle switch S2 and the D FF U26. Under restart to 0000 (or no restart command) the output of U3 (control line) is held at ground and U70 simply provides a non-inverting buffer function for Al3-15. With S2 open, restart to $0000_{\rm H}$, Q26-2 remains at ground for any restart pulse. A positive going edge of point B clocks the FF U3 and transfers data from D to Q. In this case, with D grounded, a "O" is always transfered.

Restart to ${\rm E000}_{\rm H}$ involves pulling the PRESET line of U3 active (ground) through one of two ways:

1) DEBUGB line from SK1-al0

or

2) logically through Switch S2

With S2 closed restart to ${\rm E000}_{\rm H}$ is generated in the following way:

- 1) A restart pulse is initiated either by Power Up or by S1.
- 2) The positive edge of B tries to clock U3 to a "O".
- 3) Reset goes low forcing U3 high and overriding the effect of 2.
- 4) The CPU outputs all zeros on the Address Bus.
- 5) The OR gates (U70) force the three MSBs of the address lines.
- 6) Memory is addressed at location $E000_{\mbox{\scriptsize H}}$ (operating system) for the $\mbox{\scriptsize OP}$ code fetch.
- 7) During the operating system initialization port DF_H is read which clears U3 (Q = 0).

V. Four Bit Latch Function

The four bit latch U69 is used to ensure the upper four address lines remain stable during the entire memory cycle. The lower address bits are latched in the dynamic RAMs and do not need external latches.

OUTPUT BUFFERS: ADDRESS, DATA AND CONTROL


Non-inverting party line transceivers (DM 8833) are used to buffer both the Address and Data Bus lines. The receiver portion incorporates hystersis for noise immunity considerations while the driver provides high sink and source currents. Either inverting (8835) or non-inverting (8833) buffers may be used depending upon the user's requirement. A block diagram of the buffering circuit is shown in Figure 1.

I. Address Bus Buffer

The CPU address bus drives only the 8833 buffer which in turn drives both the external and internal bus. The one exception to this (the gating of A12-A15) is described in the RESTART section. The receive portion of the buffer is continuously active. The drive portion is active until a peripheral device requests and gains access to the bus. At that time BUSAK will respond by tri-stating the driver so that both the CPU and the requesting peripheral device will not drive the bus at the same time.

II. Data Bus Buffer

In contrast to the CPU address lines, the CPU Data Bus drives the internal board bus as well as the output buffers. These buffers, in turn, drive the external Data Bus. One reason the drive arrangement is different from the address lines is that the CPU Data Bus has twice the drive capability of the Address Bus. Bus direction control is somewhat more complex than for the address section. The driver (to the external bus) direction is controlled from on board by $\overline{\text{DRIVEB}}$ while the receiver (from the external bus) is controlled externally by $\overline{\text{DINB}}$.



11-2

The arrangement for switching between the driver and receiver has been done in such a way as to try to reduce current spikes and transients caused when driver or receiver are ON and momentarily fighting a low impedance drive on either the internal or external bus. Major bus conflicts (between the driver and some low impedance buffer on the external bus, for example) are avoided only through proper design of the external interface circuitry.

A timing diagram of an arbitary memory cycle is shown in Figure 2. Assume for the first cycle conditions are such that the driver is active $(\overline{DRIVEB}=0)$. As seen from the figure the two buffers are never active at the same time. In fact, there is approximately a 400 ns dead time where neither are on. This dead time will help prevent any conflict between the driver and a low impedance on the external bus or the receiver and a low impedance on the internal bus.

Control of the driver and receiver is dependent upon two criteria:

- 1) Preventing a conflict between either the driver or receiver and another buffer elsewhere.
- 2) Determining where the data is required once it is generated. For example, data generated at the CPU may be required on both internal and external bus lines. In this case the driver portion of the data buffer would become active.

Control of the driver (DRIVEB active low) is determined by the following:

1) Any non-DMA memory write cycle or I/O write cycle.

(DRIVEB = MREQ·WR·DECODE + IORQ·DECODE; + BUSAK). This condition implies that any time the CPU writes to a memory or I/O device (on




Figure 2

or off) the data must appear on both the internal and external bus lines because the receiving device could be either place. Only the actual device that is uniquely decoded will make use of the data. No conflicts occur because when the CPU and Driver are outputting, all other bus drivers are high impedance.

2) On board memory read cycle ($\overline{DRIVEB} = \overline{MREQ} \cdot \overline{RD} \cdot \overline{DECODE}$)

An on board memory read operation may be initiated by the CPU (as in OP-CODE fetch) or may be executed by the external bus (as in DMA operations). During this condition data needs to be placed on both the internal and external Data Bus to allow PIO chips (either internal or external) to interpret their return from interrupt instructions appearing on the Data Bus.

Control of the receiver ($\overline{\text{DINB}}$ is active low) is determined by the following: (on-board = SDB-80, off board = other cards).

- 1) Any memory write cycle or any I/O write cycle <u>initiated off the board</u> ($\overline{DINB} = (\overline{MREQ \cdot WR \cdot DECODE} + \overline{IORQ \cdot WR \cdot DECODE})$ BUSAK). An off board write signal could be generated by a direct memory access command. This condition implies that any time the <u>external bus</u> writes to memory or I/O (on board or off) the data must appear on both the internal and external bus lines because the receiving device could be either place.
- 2) Any memory or I/O read cycle <u>initiated on the board</u> to devices <u>off the board</u> ($\overline{\text{DINB}} = \overline{\text{MREQ} \cdot \text{RE} \cdot \text{DECODE}} + \overline{\text{IORQ} \cdot \text{RD} \cdot \text{DECODE}}$). This states that any time the CPU reads peripheral I/O or memory, that data must be brought to the Internal Data Bus.
- 3) Interrupt acknowledge to an off board peripheral device $(\overline{\text{DINB}} + \overline{\text{MI} \cdot \text{IORQ}}; \text{IEO} \neq \text{IEI}).$ When an external peripheral chip has requested

an interrupt and been granted an interrupt acknowledge (M1·IORQ) by the CPU the receiver must go active to place the interrupt vector on to the Internal Data Bus for the CPU.

III. System Control Bus

These five lines (\overline{WR} , \overline{RD} , \overline{MREQ} , \overline{IORQ} , \overline{RFSH}) do the memory control functions. The circuitry is essentially the same as for the Address Bus shown in Figure 1. Under most situations both the dirver and receiver are active. When the external bus gains control (BUSAK = 1) only the receiver is active, allowing the external bus to control the internal bus. All other bus lines are simply bussed onto or off of the card as the case may be.

COUNTER/TIMER

For counting, timing, digital delay applications, etc., a four channel Z-80 Counter/Timer Circuit (MK3832) has been included on the SDB-80 Board. One channel (0) is used (in conjunction with the operating system) for baud rate measurement and clock generation leaving three available to the user. Channel 0 is available, however, in OEM applications if the CTC baud rate output is not used. The block diagram for this section is shown in Figure 1.

I) I/O Buffers

Each I/O line that is brought out to the connector SK2, is buffered by a 7404 hex inverter (U54). This buffering provides added drive capability and protection for the MOS CTC chip. The polarity of the I/O lines can be seen from Figure 1.

II) Port Addresses

Channel	0	D8н
Channel	1	D9 _H
Channel	2	DAH
Channel	3	DBH

III) Functional Description

Each Counter Timer Circuit (CTC) has four counting channels. Each channel, in turn, has two 8-bit counters; a down counter and a pre-scale counter. The down counter may be driven from either the pre-scaler or from an external count input (CLK/TRG). Loading of the down counter is under software control and the count modulus may range from 1 to 256.

BLOCK DIAGRAM COUNTER/TIMER SECTION




Figure 1

Each channel is considered to have two modes of operation. The timer mode counts the clock (\emptyset) after it has been pre-scaled by a factor of 16 or 256 while the counter mode counts positive transitions on the CLK/TRG line. The output of a given channel occurs when the down counter reaches the all "0" state.

Several channels may be cascaded for longer count sequences. The zero count output of channel #1 is hardwired to the CLK/TRG input of channel #0 as shown in Figure 1. Because of pin limitations on the CTC package, the zero count output of channel 3 is not brought out. Channel 3 can react with the SDB-80 through the Z-80 interrupt structure.

IV) Jumper Option

The jumper option wire wrap pins (shown in Figure 1) are located near the mid right hand side of the PC board. Figure 1 shows the option as wired at the factory. Operation of this section is as follows:

- 1) As long as the on board clock is used, the clock enable $(\overline{\text{DEN}})$ enables buffer U42 which supplies the UART with the correct baud rate clock. An external clock (\emptyset) supplied to the board will cause $\overline{\emptyset}$ EN (through \emptyset EN SK1-a14) to go high which Tri-States U42. This allows an external baud rate clock to be supplied through SK1-a23. Because the clock frequency will, in all likelihood, be changed, the operating system can no longer be counted upon to determine the correct baud rate. Thus, the need for an external baud rate clock. This clock of course, must be a factor of 16 times the desired baud rate for proper UART operation.
- 2) The above function may be disabled by rewiring the jumper so that E64 connects to E65.

- 3) An external baud rate clock may be applied at any time through SK1-a23 by not connecting E65 to either E64 or E63.
 - V) Counting

A typical timing wave form of counter output #1 is shown in Figure 2. TIMER MODE:

- 1) From the CTC data sheet it can be determined that the pulse width is fixed at 1.5 x system clock period. For the SDB-80 (2.458 MHz clock) This is $PW = 1.5 \times 406.8$ ns = 610 ns.
 - 2) The output period (T) is given by:

$$T = tc \times P \times TC$$

where tc = system clock period

P = Prescale units (16 or 256)

TC = Time constant or modules count of down counter

(1 to 256)

The minimum period for the SDB-80 is:

$$T = 406.8 \times 16 \times 1 = 6.51 \text{ us}$$

The maximum period for one channel is:

$$T = 406.8 \times 256 \times 256 = 26.66 \text{ ms}$$

COUNTER MODE:

l) From the CTC data sheet it is determined that the pulse width is fixed at 1.5 x system clock period. For the SDB-80 this is:

$$PW = 1.5 \times 406.8 \text{ ns} = 610 \text{ ns}$$


2) The output period (T) is given by:

$$T = TC \times TI$$

Where TC = Time constant or modules of down counter (1 to 256)

TI = Period of input pulse.

TIMING WAVEFORM OF COUNTER OUTPUT



TIMER MODE:

PULSE WIDTH (PW) = 1.5 X SYSTEM CLOCK PERIOD (t_c) = 610 ns FOR SDB-80

PERIOD (T) =
$$t_c X P X TC$$

WHERE $t_{C} = SYSTEM CLOCK PERIOD$ P = PRESCALE UNITS (I6 or 256) TC = TIME CONSTANT OR MODULUS COUNT OF DOWN COUNTER (I to 256)

COUNTER MODE:

PERIOD (T) = TC X TI

WHERE TC = TIME CONSTANT OR MODULUS COUNT OF DOWN COUNTER (1 to 256) TI = PERIOD OF INPUT PULSE

Figure 2

The period of the input pulse, TI, must be a minimum of twice the system clock period i.e., TI can count at only 1/2 the clock rate, \emptyset).

The minimum period for the SDB-80 is:

$$T = 1 (TC) \times 2 (406.8 \text{ ns})$$

= 813.6 ns

The maximum period for one channel is ∞ . This implies an ∞ period input pulse).

CLOCK GENERATOR

The SDB-80 has an on board crystal controlled clock generator. The crystal frequency, set at twice the desired CPU clock rate, is divided by two to form the square wave required to drive the CPU. A clock frequency of 2.458 MHz has been selected as being a multiple of the baud rate frequencies as well as being close to the maximum frequency for the standard chip set.

Buffering the 2.458 MHz system clock to the outside world creates potential skew problems. To minimize these problems, the SDB-80 clock is derived from the master system clock (\emptyset B), buffered, and routed to all chips requiring \emptyset (as shown in Figure 1). On any additional boards the master system clock would be brought into the card edge, buffered, and routed in the same fashion as the SDB-80. By using the same type buffering arrangement on all cards, the clock skew, board-to-board, can be minimized.

Figure 2 shows the buffering scheme used to distribute the clock on the SDB-80. This buffer uses a push-pull approach to provide a low impedance drive to each end of the power supply, i.e., from OV to + 5V. Some of the major features of this buffer are:

- 1) Push-pull action is provided by Q1 (PNP) and the pull-down transistor (NPN) in inverter 12.
- 2) R3 provides the D. C. drive to turn Q1 ON.
- 3) C1 is a speed up capacitor providing transient drive to 01.
- 4) R2 helps keep Q1 OFF when no drive is supplied.
- 5) R1 limits the surge current through Q1.




Figure 1

CLOCK BUFFER SCHEMATIC




Figure 2

INTERRUPTS

The purpose of an interrupt is to allow peripheral divices to suspend CPU operation in an orderly manner and force the CPU to start a peripheral service routine. Usually this service routine is involved with the exchange of data, or status and control information, between the CPU and the peripheral. Once the service routine is completed, the CPU returns to the operation from which it was interrupted. The block diagram of this portion of the SDB-80 is shown in Figure 1.

I. Modes

Non-maskable:

A nonmaskable interrupt will be accepted at all times by the CPU. When this occurs, the CPU ignores the next instruction that it would have fetched and instead does a subroutine call to location $0066_{\rm H}$. Thus, it behaves exactly as if it had executed a call instruction but, the return instruction must be a RETN.

Maskable:

Mode 0

This mode is indentical to the 8080A interrupt response mode. With this mode, the interrupting device can place any instruction on the data bus and the CPU will execute it. Thus, the interrupting device needs to provide the




Figure 1

next instruction to be executed instead of the memory. Typically this is a restart or call instruction.

Mode 1

When this mode has been selected by the programmer, the CPU will respond to an interrupt by executing a restart to location 0038H. Thus the response is identical to that for a non-maskable interrupt except that the call location is 0038H instead of 0066H.

Mode 2

This mode is the most powerful interrupt response mode. With a single 8-bit byte from the user an indirect call can be made to any memory location. With this mode the programmer maintains a table of 16-bit starting addresses for every interrupt service routine. This table may be located anywhere in memory. When an interrupt is accepted, a 16 bit pointer must be formed to obtain the desired interrupt service routine starting address from the table. The upper 8-bits of this pointer is formed from the contents of the I register. The lower eight bits of the pointer must be supplied by the interrupting device, which is typically software programmable.

II. Interrupt Servicing

At some predetermined condition, such as CTC counter timeout or data being strobed into a PIO port, a peripheral chip will generate a condition for interrupting the CPU. During this time the common open drain interrupt line $\overline{\text{INT}}$ or $\overline{\text{INTB}}$ will be pulled active low by the peripheral requesting the interrupt. Sometime later the CPU will send out an interrupt acknowledge ($\overline{\text{INTA}}$). During the $\overline{\text{INTA}}$ the interrupt logic of the peripheral chip will determine the highest priority port which is requesting an interrupt. This device then places the contents of its 8-bit interrupt vector on the data bus for the CPU. The interrupt condition is maintained until the end of the INTA cycle. Lower priority interrupts are inhibited until this device decodes an RETI instruction. If more than one peripheral requests interrupt servicing at the same time, a priority status is established.

Priority is determined by the interrupt enable lines-IEI and IEO - and internal logic on each peripheral chip.

The following table defines interrupt priority status:

IEI	IEO	STATUS
0	0	requesting interrupt but low priority
1	0	<pre>undefined (not allowed) requesting interrupt highest priority</pre>
1	1	no interrupt

III. Daisy Chain

All Z-80 peripheral devices include daisy chain priority interrupt logic that automatically supplies the programmed vector (from the highest priority interrupting peripheral) to the CPU during interrupt acknowledge. The daisy chained peripherals on the SDB-80 board are one CTC and two PIO chips. To ensure that more than the three on board peripherals (from a speed standpoint) can be included in the interrupt priority loop, "look-ahead" logic has been implemented on the board. Both ends of the board daisy chain logic have been brought to connector SK1 so that the board priority within a larger daisy chain system can be established. Board priority is determined in the same fashion as an individual peripheral chip; i.e., thru the high or low state of IEIB or IEOB.

BASIC CPU SET Z80

1 CPU - MK3880 2 PIO - MK3881 1 CTC - MK3882

WORD SIZE

Instruction: 1-4 Bytes 8-32 Bits

Data: 8 Bits Address: 16 Bits

CRYSTAL FREQUENCY

4.916 MHz

CLOCK FREQUENCY, Ø

2.458 MHz

CLOCK PERIOD, T

406.8 ns

CYCLE TIME FOR SIMPLE 8 BIT ADD

 $4 \times 406.8 = 1.627 \mu s$

MEMORY CAPACITY

On Board RAM:

256 Byte Static 3539 4K Byte Dynamic MK4027 16K Byte Dynamic MK4116

On Board ROM/PROM:

5 sockets for any combination of

1K Bytes MOS PROM MK2708

1K Bytes Bipolar PROM 82S2708 (Signetics)

1K Bytes MOS ROM MK30000 2K Bytes MOS ROM MK34000 4K Bytes MOS ROM MK32000

INTERRUPTS

Response Modes:

- 0 fetch instruction, interrupt mode (8080 mode)
- 1 Vector to fixed restart location
- 2 Prioritized and Vectored interrupt mode

Daisy Chain Interrupt Servicing

Priority (Mode 2):

Part	Priority
CPU (NMI)	l (highest)
CTC Ch 0	2
1	3
2	4
3	5
PIO #1 A	6
В	7
PIO #2 A	8
В	9
Board (\overline{INT})	Board priority
المستحدد المستحدد المستحدد	من بسميد من من من مام من من من

within a larger daisy chain system is determined by the interconnection of the pin signals - IEIB & IEOB. High to low delay between IEIB & IEOB is 60 ns max.

I/O ADDRESSING (Ports)

Port	Address
PIO #1 D0 - Data D0 - Control D2 - Data D2 - Control	DO _H D1 _H D2 _H D2 _H
PIO #2 D4 - Data D4 - Control D6 - Data D6 - Control	D4 _H D4 _H D6 _H D6 _H
CTC Channel 0 Channel 1 Channel 2 Channel 3	D8 _H D9 _H DA _H DB _H
UART Data Control	DC _H DDu
Control	DD _H

SPECIFICATIONS

TIMERS

 $\begin{array}{ccc} \text{System Control} & \quad \text{DE}_H \\ \text{Debug Control} & \quad \text{DF}_H \end{array}$

Ports Reserved For Future System

Expansion: E0 thru FF

USER I/O EXPANSION 208 port addresses available to

user. 00 thru CF

SERIAL I/O CHARACTERISTICS

On Board UART
Start bit verification
5-8 data bits
1 or 2 stop bits
Odd, Even or No Parity Select
On board baud rate generator

BAUD RATES: 110 2400 300 4800 600 9600 1200

Serial Peripheral Compatability: RS-232 20 mA current loop

Reader step compatability
Capable of driving a mechanical isolator or an electro-optic
(Solid State Relay) isolator
This board is not intended to drive a 115VAC Reader Step teletype signal directly.

PARALLEL I/O CAPACITY

PIO Chips: 2

8-Bit Ports: 4 (total) Handshake lines per port:

Total lines: 4x10=40

CTC chips: 1 Channels: 4

Each channel has a prescale counter driving an 8 bit (256 state) down

counter

Input Sources:

Counter mode: External input directly into down counter Timer mode: Internal system clock driving prescale counter

Prescale Counter: ÷16 or ÷256 Down Counter: '÷1 thru ÷256

INPUT FUNCTION SINGLE MODE CHANNEL min max Counter Input dc 1/2 system frequency clock (1.2288MHz)Programmable 813.6 ∞ One-shot ns Real time 813.6 ∞ interrupt ns dc 1.228MHz rate generator Timer Input System Clock Frequency Programmable 6.51 26.66 one-shot us ms Real time 6.51 26.66

Multiple channels can be cascaded for longer counting intervals.

us

Hz

37.5

ms

153.60

KHz

interrupt

Generator

Rate

2

SPECIFICATIONS

<u>Interfaces</u>		Туре	Output Current (MA)
BUS: All signals ? Parallel I/O: All	TTL compatible signals TTL	I/O: Po:	rts D0, D4
compatible Interrupt Requests	: All signals	DM8833	NI 50 Tri-state
TTL compatible Counter/Timer: Al	-		Bidirectional 50
compatible	-	DM8835	I
Serial I/O: All so or 20mA loop comp	2		Tri-state Bidirectional 50
		Po	rts D2, D6
Drivers and Termina			, -
The following compo		7400	I 16
mpatible with so		7403	I,OC 16
appropriate location	on	<u>7408</u>	NI 16
		7409	NI,OC 16
TYPE	OUTPUT SINK	7426	I,OC,HV 16
	CURRENT	7432	NI 16
	(mA)	7437	I 48
Address & <u>DM8833</u>		7438	I,OC 48
Data Bus:	Tri-State	7486	I/NI 16
	Bi-		
	directional	Handshake: RDY	<i>Y</i>
		7486	I/NI 47Ω series resistor
DM8835			,
	Tri-State	Terminators:	
	Bi-	220 Ω/330 Ω di	ivider or lK Ω pullup
	directional	resistors.	
Control: WRB, RDB	, IORQB, RFSHB	Connectors	
DM8833	NI 50		_
	Tri-State	DESIGNA- NUMBER	
	Bi-	TION OF PIN	5 P/N
	directional	SK1, SK2 64	ELCO #00-8257-096-000-524
DM8835	I 50	NOTES:	
	Tri-State	MKXXXX = Supplied	by MOSTEV
	Bi-	MINAVA - 2nbbued	DY WOSTER
	directional	NI = Non Inv	
: MREQB, M	IB, HALTB, BNSAKB	I = Inver	
DM8097	NI 32	OC = Open Connecto	or

SPECIFICATIONS

Power Supplies

(Current measured with no peripherals connected to the board. The board is populated with 16K RAMS, 4 PROMS - 2708 and 1 ROM - 34000).

Max Typ

 $V_{DD} = +12V \pm 5\%$ @ 480 mA 180 mA

 $V_{CC} = + 5V + 5\%$ @ 2.6 A 1.7 A

GND

 $V_{AA} = -12V + 5\%$ 0-180 mA -90mA

-5V is regulated down from -12V on card Under no circumstznces is it permitted to connect 115 VAC to this board!

SDB-80 BOARD OUTLINE





Figure 1

SDB-80 CONNECTOR PIN OUTS

	SK 1	
	c a	
GND	1	GND
GND	1 +	GND
-12 V	2 +	-12 V
+ 5 V	3 +	+ 5 V
+ 5 V	4 +	+ 5 V
+ 12 V	5	+ 12 V
*	6 +	*
IEIB	7 +	IEOB
BAI	8 +	BUSAKB (BAO)
	9 +	DEBUGB
MEMDISB	10	RESETB
MIB	11 +	RESTARTE
NMIB	12	MREQB
BUSRQB	13	ФЕПАВ
HALTB	14	ĪNTB
RDB	15	WAITB
AOB	16	ФВ
A1B	17	IORQB
A2B	18	WRB
A3B	19	RFSHB
A4B	20	DRIVE B
A5B	21	DINB
A6B	22	EXTBRB
A7B	23	XPNDB
A8B	24	DOB
A9B	25	D1B
A10B	26	D2B
A11B	27	D3B
A12B	28	D4B
A13B	29	D5B
A14B	30	D6B
A15B	31	D7B
	32	

^{*}Reserved for -5V



MC DCN* 52.670	45 4 4470055 RES 220 NAW R64/32227 42 1 4470055 RES 220 NAW R84 41 1 4470059 RES 47K WW 41 1 4470059 RES 47K WW 42 1 431310 C MK 3400C 35 1 431310 C MK 3400C 36 1 431320 C MK 3400C 37 1 67 187 20 C MK 3400C 38 1 431320 C MK 3400C 39 1 431320 C MK 3882 30 1 431320 C MK 4240 31 1 431320 C MK 4240 32 1 431320 C MK 4240 33 1 431320 C MK 4240 34 1 431320 C MK 4240 35 1 431320 C MK 4240 36 1 431320 C MK 4240 37 1 431320 C MK 4240 38 1 431320 C MK 4240 39 1 431320 C MK 4240 30 1 431320 C MK 4240 30 1 431320 C MK 4240 30 1 431320 C MK 4240 31 1 431320 C MK 4240 32 1 431320 C MK 4240 33 1 431320 C MK 4240 34 1 431320 C MA 4027 36 1 431320 C MK 4240 37 1 431320 C MK 4240 38 1 431310 C MA 4277 39 1 431320 C MA 4277 30 1 431320 C MK 4240 30 1 431320 C MA 4277 30 1 431320 C MA 4270 30 1 431320 C MA 4277 30 1 431320 C MA 4270 30 1 44100 MA 4270 30 1 44100 MA 42	MICROPROCESSOR SDB 80 E
	79 1 42100554 BUSSBAR (R*6) 76 1 42100556 BUSSBAR (R*6) 76 1 4200055 BUSSBAR (R*6) 77 1 42400055 BUSSBAR (R*6) 78 1 4440002 SWITCH TOGGLE SS 78 2 42100597 CONNECTOR SN-2 78 2 42100597 CONNECTOR SN-2 77 1 4240059 SOCKET 22 PIN X343448 63 442001 SOCKET 12 PIN X3434448 63 5 462001 SOCKET 12 PIN X3434448 64 442001 SOCKET 16 PIN X3434448 65 5 462001 CAP 0N F CS 2 61 442001 CAP 0N F CS 2 65 6 1420005 CAP 10 PF CS 3 65 6 145001 CAP 10 PF CS 3 66 1 450010 CAP 10 PF CS 3 67 1440001 CAP 10 PF CS 3 68 1440011 CAP 10 PF CS 3 69 1 4400011 CD PC NN F CS 3 60 1 450005 CAP 10 PF CS 3 60 1 4400012 CAP 10 PF CS 4 60 1 4100047 CAP 10 PF CS 4 60 1 410047 CAP 10 PF CS 4 60 1 410047 CAP 10 PF C	

17-1 Figure 1




Figure 2 17-2

MOSTEK.

EUROPEAN MARKETING OFFICES

MOSTEK INTERNATIONAL

150 CHAUSSÉE DE LA HULPE B 1170 BRUSSELS BELGIUM 02/6 60 25 68 TELEX 62 011 MK BRU

GERMANY

MOSTEK GMBH TALSTRASSE 172 7024 FILDERSTADT 1 07 11/70 10 96 TELEX 07 255 792

FRANCE

MOSTEK FRANCE S.A.R.L.
1 PLACE DES ETATS-UNIS
SILIC 217
F 94 518 RUNGIS-CEDEX
01/686-0153
TELEX 204 049

UNITED KINGDOM

MOSTEK UK LIMITED MASONS HOUSE 1-3 VALLEY DRIVE KINGSBURY ROAD LONDON NW 9 01-204 9322 TELEX 25 940

ITALY

MOSTEK ITALIA S.P.A. VIA G. DA PROCIDA 10 I-20 149 MILANO 02/318 5337 TELEX 25 601